|
Volumn 40, Issue , 1997, Pages 176-177
|
600 MHz superscalar RISC microprocessor with out-of-order execution
a a a a a a a a a a a a a a a |
Author keywords
[No Author keywords available]
|
Indexed keywords
BUFFER STORAGE;
CMOS INTEGRATED CIRCUITS;
FREQUENCY MULTIPLYING CIRCUITS;
HEAT RESISTANCE;
HEAT SINKS;
INTEGRATED CIRCUIT LAYOUT;
PHASE LOCKED LOOPS;
REDUCED INSTRUCTION SET COMPUTING;
TIMING CIRCUITS;
TRANSISTORS;
CLOCK PHASE ALIGNING;
HEAT SLUG;
OUT OF ORDER EXECUTION;
MICROPROCESSOR CHIPS;
|
EID: 0031069405
PISSN: 01936530
EISSN: None
Source Type: Conference Proceeding
DOI: None Document Type: Conference Paper |
Times cited : (104)
|
References (0)
|