메뉴 건너뛰기




Volumn , Issue , 1998, Pages 303-308

Layout based frequency dependent inductance and resistance extraction for on-chip interconnect timing analysis

Author keywords

[No Author keywords available]

Indexed keywords

EXTRACTION; INDUCTANCE; INTEGRATED CIRCUIT INTERCONNECTS; INTEGRATED CIRCUIT LAYOUT; VLSI CIRCUITS; ELECTRIC NETWORK SYNTHESIS; MATHEMATICAL MODELS; MICROPROCESSOR CHIPS; TIMING CIRCUITS;

EID: 0031622874     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/277044.277133     Document Type: Conference Paper
Times cited : (98)

References (7)
  • 4
    • 85053133981 scopus 로고    scopus 로고
    • D.P.Neikirk, Private communication
    • D.P.Neikirk, Private communication.
  • 5
    • 0001691745 scopus 로고
    • The self and mutual inductance of linear conductors
    • E.B.Rosa, "The Self and Mutual Inductance of Linear Conductors, " Bulletin of the National Bureau of Standards, vol. 4, pp. 301-344, 1908.
    • (1908) Bulletin of the National Bureau of Standards , vol.4 , pp. 301-344
    • Rosa, E.B.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.