Fast analysis and optimization of power/ground networks

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn 2000-January, Issue , 2000, Pages 477-480

  Su, Haihua ^a   Gala, Kaushik H ^a   Sapatnekar, Sachin S ^a  

^a University of Minnesota   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; COMPUTER GRAPHICS; FORESTRY; MESH GENERATION; MESH NETWORKING; OPTIMIZATION; WIRE; CAPACITORS; ELECTRIC NETWORK TOPOLOGY; ELECTRIC POTENTIAL;

ACCEPTABLE PERFORMANCE; ADJOINT SENSITIVITIES; CONVENTIONAL METHODS; DECOUPLING CAPACITOR; POWER/GROUND NETWORK; TREE-STRUCTURED NETWORKS; VARIABLE TOPOLOGIES; ZERO INITIAL CONDITIONS;

SWITCHING CIRCUITS; ELECTRIC NETWORK ANALYSIS;

GROUND NETWORKS; POWER NETWORKS;

EID: 0034483875     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2000.896518     Document Type: Conference Paper

References (8)

1. [FD85] J. P. Fishburn and A. E. Dunlop, "TILOS: A posynomial programming approach to transistor sizing, " Proceedings of the 1985 International Conference on Computer-Aided Design, pp. 326-328, 1985.
2. [MK92] T. Mitsuhashi and E. S. Kuh, " Power and Ground Network Topology Optimization for Cell-based VLSIs, " Proceedings of the ACM/IEEE Design Automation Conference, pp. 524-529, 1992.
3. [OCP98] A. Odabasioglu, M. Celik, and L. T. Pilleggi, "PRIMA: Passive reduced-order interconnect macromodeling algorithm, " IEEE Transactions on Computer-Aided Design, vol. 17, pp. 645-654, Aug. 1998.
4. [PRV94] L. T. Pillage, R. A. Rohrer and C. Visweswariah, "Electronic Circuit and System Simulation Methods McGraw- Hill, New York, NY, 1994.
5. [RGP91] C. L. Ratzlaff, N. Gopal, and L. T. Pillage "RICE: Rapid interconnect circuit evaluator, " Proceedings of the ACM/IEEE Design Automation Conference, pp. 555-561, 1991.
6. [SH90] D. Stark and M. Horowitz, 'Techniques for calculating currents and voltages in VLSI power supply networks, " IEEE Transactions on Computer-Aided Design, vol. 9, pp. 126-132, Feb. 1979.
7. [SVR+94] B. R. Stanisic, N. K. Verghese, R. A. Rutenbar, L. R. Carley, and D. J. Allstot, "Addressing substrate coupling in mixed-mode IC's: Simulation and power distribution synthesis, " IEEE Journal of Solid-State Circuits, vol. 29, pp. 226-238, Mar. 1994.
8. [SYSH98] J. C. Shah, A. A. Younis, S. S. Sapatnekar, and M. M. Hassoun, "An algorithm for simulating power/ground networks using padé approximants and its symbolic implementation, " IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, vol. 45, pp. 1372-1382, Oct. 1998.