A comprehensive 2-D inductance modeling approach for VLSI interconnects: Frequency-dependent extraction and compact circuit model synthesis

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 10, Issue 6, 2002, Pages 695-711

  Kopcsay, Gerard V ^a   Krauter, Byron ^b   Widiger, David ^b   Deutsch, Alina ^a   Rubin, Barry J ^a   Smith, Howard H ^c  

^a IBM T J WATSON RESEARCH CENTER   (United States)

^b IBM MICROELECTRONICS   (United States)

^c IBM   (United States)

Author keywords

Finite pole approximation; Frequency dependence; Inductance; Loop inductance; Model order reduction; Partial inductance; Pole residue; Rational polynomial; Three dimensional (3 D); Transmission lines; Two dimensional (2 D); VLSI interconnects

Indexed keywords

APPROXIMATION THEORY; ELECTRIC LINES; ELECTRIC NETWORK SYNTHESIS; FREQUENCIES; INDUCTANCE; INTERCONNECTION NETWORKS; MATHEMATICAL MODELS; POLYNOMIALS; SKIN EFFECT;

INDUCTANCE MODELING;

VLSI CIRCUITS;

EID: 0037002419     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2002.801574     Document Type: Review

References (33)

1. H. B. Bakoglu, Circuits, Interconnections, and Packaging for VLSI. Reading, MA: Addison-Wesley, 1990.
2. M. Beattie, B. Krauter, L. Alatan, and L. Pileggi, "Equipotential shells for efficient partial inductance extraction," IEEE Trans. Computer-Aided Design, vol. 20, no. 1, pp. 70-79, Jan. 2001.
3. M. Beattie and L. Pileggi, "Efficient inductance extraction via windowing," in Proc. 1st Design Automation and Test in Europe Conf., Mar. 2001.
4. _, "Inductance 101: Modeling and extraction," in Proc. 38th Design Automation Conf., June 2001.
5. J. N. Brittingham, E. K. Miller, and J. L. Willows, "Pole extraction from real-frequency information," Proc. IEEE, vol. 68, no. 2, pp. 263-273, Feb. 1980.
6. R. E. Collin, Field Theory of Guided Waves. New York: McGraw-Hill, 1960.
7. A. Deutsch, P. W. Coteus, G. V. Kopcsay, H. H. Smith, C. W. Surovic, B. L. Krauter, D. C. Edelstein, and P. J. Restle, "On-chip wiring design challenges for gigahertz operation," Proc. IEEE, vol. 89, no. 4, pp. 529-555, Apr. 2001.
8. A. Deutsch, H. H. Smith, and G. V. Kopcsay et al., "Multi-Line crosstalk and common-mode noise analysis," in Proc. Dig. IEEE 9th Topical Meeting on Electrical Performance of Electrical Packaging, Scottsdale, AZ, Oct 23-25, 2000, pp. 317-320.
9. A. Devgan, H. Ji, and W. Dai, "How to efficiently capture on-chip inductance effects: Introducing a new circuit element K," in Proc. IEEE Int. Conf Computer Aided Design, Nov. 2000, pp. 150-155.
10. D. W. Dobberpuhl et al., "A 200-MHz 64-b dual-issue CMOS microprocessor," IEEE J. Solid-State Circuits, vol. 27, pp. 1555-1567, Nov. 1992.
11. M. Elzinga, K. L. Virga, and J. L. Prince, "Improved global rational approximation macromodeling algorithm for networks characterized by frequency sampled data," IEEE Trans. Microwave Theory Tech., vol. 48, no. 9, pp. 1461-1468, Sept. 2000.
12. A. Gupta, "WSMP: Watson sparse matrix package," IBM T. J. Watson Research Center, NY, Tech. Rep. RC 21888 (98472), 2000.
13. K. Gala, D. Blaauw, J. Wang, V. Zolotov, and M. Zhao, "Inductance 101: Analysis and design issues," in Proc. 38th Design Automation Conf., June 2001.
14. K. Gala, V. Zolotov, R. Panda, B. Young, J. Wang, and D. Blaauw, "On-chip inductance modeling and analysis," in Proc. 38th Design Automation Conf., June 2001.
15. F. W. Grover, Inductance Calculations. New York: Dover, 1946.
16. H. A. Haus and J. R. Melcher, Electromagnetic Fields and Energy. Englewood Cliffs, NJ: Prentice-Hall, 1989.
17. O. Heaviside, Electrical Papers London, U.K., 1892, vol. 2.
18. S. Kim and D. P. Neikirk, "Compact equivalent circuit model for the skin effect," in IEEE MTT-S Int. Microwave Symp. Dig., San Francisco, CA, June 17-21, 1996, pp. 1815-1818.
19. K. Kottapalli, T. K. Sarkar, Y. Hua, E. Miller, and G. J. Burke, "Accurate computation of wide-band response of electromagnetic systems utilizing narrow-band information," IEEE Trans. Microwave Theory Tech., vol. 39, pp. 682-687, Apr. 1991.
20. B. Krauter and, L. Pileggi, "Generating sparse partial inductance matrices with guaranteed stability," in Proc. IEEE Int. Conf. Computer Aided Design, Nov. 1995, pp. 45-52.
21. B. Krauter and S. Mehrotra, "Layout based frequency dependent inductance and resistance extraction for on-chip interconnect timing analysis," in Proc. 35th Design Automation Conf., June 1998.
22. B. Krauter, S. Mehrotra, and V. Chandramouli, "Including inductive effects in interconnect timing analysis," in Proc. Custom Integrated Circuits Conf., May 1999.
23. C. R. Paul, Introduction to Electromagnetic Compatibility. New York: Wiley, 1992.
24. C. L. Ratzlaff and L. T. Pillage, "RICE: Rapid interconnect circuit evaluation using AWE," IEEE Trans. Computer-Aided Design, vol. 13, pp. 763-776, June 1994.
25. E. B. Rosa, "The self and mutual inductance of linear conductors," Bull. Nat. Bur. Standards, vol. 4, no. 2, pp. 301-344, 1908.
26. A. E. Ruehli, "Inductance calculations in a complex integrated circuit environment," IBM J. Res. Develop., vol. 16, no. 5, pp. 470-481, Sept. 1972.
27. R. Sechler and B. L. Krauter, "Resonant noise in VLSI CMOS," IBM, Tech. Rep. 51.0481, 1988.
28. H. Smith, A. Deutsch, and S. Mehrotra et al., "Frequency dependent RLC crosstalk evaluation of a high performance S/390 microprocessor chip," in Proc. Dig. IEEE 9th Topical Meeting Electrical Performance of Electrical Packaging, Scottsdale, AZ, Oct 23-25, 2000, pp. 317-320.
29. W. T. Weeks, L. L. Wu, M. F. McAllister, and A. Singh, "Resistive and inductive skin effect in rectangular conductors," IBM J. Res. Develop., vol. 30, no. 6, pp. 652-660, Nov. 1979.
30. H. A. Wheeler, "Formulas for the skin-effect," Proc. IRE, vol. 30, pp. 412-424, Sept. 1942.
31. C.-S. Yen, Z. Fazarinc, and R. L. Wheeler, "Time-domain skin-effect model for transient analysis of lossy transmission lines," Proc. IEEE, vol. 70, pp. 750-757, July 1982.
32. B. Young, Digital Signal Integrity: Modeling and Simulation With Interconnects and Packages. Upper Saddle River, NJ: Prentice-Hall PTR, 2001.
33. H. Zheng, M. Beattie, B. Krauter, and L. Pileggi, "Window-based susceptance models for large-scale RLC circuit analyses," in Proc. 2nd Design Automation and Test in Europe Conf., Mar. 2002.