Energy minimization using multiple supply voltages

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 5, Issue 4, 1997, Pages 436-443

  Chang, Jui Ming ^a   Pedram, Massoud ^a  

^a University of Southern California ^*  (United States)

Author keywords

Dynamic programming; Energy minimization; Functional pipelining; Multiple supply voltages; Scheduling

Indexed keywords

ALGORITHMS; DYNAMIC PROGRAMMING; PIPELINE PROCESSING SYSTEMS;

MULTIPLE SUPPLY VOLTAGES;

POWER SUPPLY CIRCUITS;

EID: 0031342514     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/92.645070     Document Type: Article

References (18)

1. A. Chandrakasan, M. Potkonjak, J. Rabaey, and R. W. Brodersen, "HYPER-LP: A system for power minimization using architectural transformations," in Proc. IEEE Int. Conf. Computer-Aided Design, 1992.
2. W.-N. Li, A. Lim, P. Agrawal, and S. Sahni, "On the circuit implementation problem," in Proc. IEEE-ACM Design Automation Conf., 1992.
3. H. Toutai, W. Moon, R. Brayton, and A. Wang, "Performance-oriented technology mapping," in Proc. M.I.T. Conf. Adv. Res. VLSI, 1990.
4. K. Chaudhary and M. Pedram, "Computing the area versus delay trade-off curves in technology mapping," IEEE Trans. Computer-Aided Design, vol. 14, Dec. 1995.
5. C.-Y. Tsui, M. Pedram, and A. Despain, "Power efficient technology decomposition and mapping under and extended power consumption model," IEEE Trans Computer-Aided Design, vol. 13, Sept. 1994.
6. S. Raje and M. Sarrafzadeh, "Variable voltage scheduling," in Proc. Int. Workshop Low Power Design, 1995.
7. K. Usami and M. Horowitz, "Clustered voltage scaling technique for low-power design," in Proc. Int. Workshop Low Power Design, 1995.
8. R. Martin and J. Knight, "Power profiler: Optimizing ASIC's power consumption at the behavioral level," in Proc. IEEE-ACM Design Automat. Conf., 1995.
9. M. Johnson and K. Roy, "Low-power data-path scheduling under resource," in Proc. IEEE Int. Conf. Computer Design, 1996.
10. P. Landman and J. Rabaey, "Black-box capacitance models for architectural power analysis," in Proc. Int. Workshop Low Power Design, 1994.
11. J.-M. Chang and M. Pedram, "How to minimize energy using multiple supply voltages," Univ. of Southern California, Los Angeles, Tech. Rep. CENG 96-13, 1996.
12. M. Garey and D. Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness. New York: W. H. Freeman, 1979.
13. E. Detjens, G. Gannot, R. Rudell, A. Sangiovanni-Vincentelli, and A. Wang, "Technology mapping in MIS," in Proc. IEEE Int. Conf. Computer-Aided Design, 1987, pp. 116-119.
14. J.-M. Chang and M. Pedram, "Low power register allocation and binding," in Proc. IEEE-ACM Design Automat. Conf., 1995.
15. _, "Power efficient register assignment," Univ. of Southern California, Los Angeles, Tech. Rep. CENG 95-03, 1995.
16. N. Park and A. Parker, "Sehwa: A software package for synthesis of pipelines from behavioral specifications," IEEE Trans. on Compter-Aided Design, vol. 7, Mar. 1988.
17. M. Golumbic, Algorithmic Graph Theory and Perfect Graphs. New York: Academic, 1980.
18. L. Stok, "Architectural synthesis and optimization of digital systems," Ph.D. dissertation, Eindhoven Univ. of Technol., The Netherlands, 1991.