Statistical timing analysis: From basic principles to state of the art

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 27, Issue 4, 2008, Pages 589-607

  Blaauw, David ^a,b   Chopra, Kaviraj ^a,b   Srivastava, Ashish ^c   Scheffer, Lou ^a,d  

^a IEEE

^b UNIVERSITY OF MICHIGAN   (United States)

^c MAGMA DESIGN AUTOMATION   (United States)

^d CADENCE DESIGN SYSTEMS   (United States)

Author keywords

Algorithm; Circuit; Performance; Process variations; Timing analysis

Indexed keywords

DIGITAL CIRCUITS; MATHEMATICAL MODELS; STATISTICAL METHODS;

PERFORMANCE; PROCESS VARIATIONS; TIMING ANALYSIS;

STATIC ANALYSIS;

EID: 41549129053     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2007.907047     Document Type: Conference Paper

References (147)

1. S. Nassif, "Modeling and forecasting of manufacturing variations (embedded tutorial)," in Proc. ASP-DAC, 2001, pp. 145-149.
2. L. Scheffer, "The count of Monte Carlo," in Proc, TAU Int. Workshop Timing, 2004.
3. T. Kirkpatrick and N. Clark, "PERT as an aid to logic design," IBM J. Res. Develop., vol. 10. no. 2, pp. 135-141, Mar. 1966.
4. H. Jyu, S. Malik, S. Devdas, and K. Keutzer, "Statistical timing analysis of combinational logic circuits," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 1, no. 2, pp. 126-137. Jun. 1993.
5. R. Brashear, N. Menezes, C. Oh, L. Pillage, and M. Mercer, "Predicting circuit performance using circuit-level statistical timing analysis," in Proc. DATE, Mar. 1994, pp. 332-337.
6. S. Das, S. Pant, D. Roberts, and S. Seokwoo, "A self-tuning DVS processor using delay-error detection and correction," in Proc. IEEE Symp. VLSI Circuits, 2005, pp. 258-261.
7. J. Tschanz, J. Kao, S. Narendra, R. Nair, D. Antoniadis, A. Chandrakasan, and V. De, "Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage," IEEE J. Solid-State Circuits, vol. 37, no. 11, pp. 1396-1402, Nov. 2002.
8. G. Nanz and L. Camilletti, "Modeling of chemical-mechanical polishing: A review," IEEE Trans. Semicond. Manuf., vol. 8, no. 4, pp. 382-389, Nov. 1995.
9. C. Mack, "Understanding focus effects in submicrometer optical lithography: A review," Opt. Eng., vol. 32, no. 10, pp. 2350-2362, Oct. 1993.
10. L. Scheffer, "Physical CAD changes to incorporate design for lithography and manufacturability," in Proc. ASP-DAC, 2004, pp. 768-773.
11. F. Huebbers, A. Dasdan, and Y. Ismail, "Computation of accurate interconnect process parameter values for performance comers under process variations," in Proc. DAC, 2006, pp. 797-800.
12. J. Yang, L. Capodieci, and D. Sylvester, "Advanced timing analysis based on post-OPC extraction of critical dimensions," in Proc. DAC, 2005, pp. 359-364.
13. P. Gupta and F. Heng, "Toward a systematic-variation aware timing methodology," in Proc. DAC, 2004, pp. 321-326.
14. M. Pelgrom, A. Duinmaijer, and A. Werbers, "Matching properties of MOS transistors," IEEE J. Solid-State Circuits, vol. 24, no. 5, pp. 1433-1439, Oct. 1989.
15. A. Agarwal, D. Blaauw, and V. Zolotov, "Statistical timing analysis using bounds and selective enumeration," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 22, no. 9, pp. 1243-1260, Sep. 2003.
16. A. Agarwal, D. Blaauw, V. Zolotov, and S. Vrudhula, "Statistical timing analysis using bounds and selective enumeration," in Proc. TAU Int. Workshop Timing, 2002, pp. 16-21.
17. J. Kelley, "Critical-path planning and scheduling: Mathematical basis," J. Oper. Res., vol. 9, no. 3, pp. 296-320, May/Jun. 1961.
18. D. Malcolm, J. Roseboom, C. Clark, and W. Fazar, "Application of a technique for research and development program evaluation," J. Oper. Res., vol. 7, no. 5, pp. 646-669, Sep./Oct. 1959.
19. J. Hagstrom, "Computational complexity of PERT problems," Networks, vol. 18, no. 2, pp. 139-147, 1988.
20. S. Sapatnekar, Timing. New York: Springer-Verlag, 2004.
21. R. Chen and H. Zhou, "Clock schedule verification under process variations," in Proc. ICCAD, 2004, pp. 619-625.
22. A. Agarwal, D. Blaauw, and V. Zolotov, "Statistical clock skew analysis considering intra-die process variations," in Proc. ICCAD, 2003, pp. 914-921.
23. L. Zhang, Y. Hu, and C. Chen, "Statistical timing analysis in sequential circuit for on-chip global interconnect pipelining," in Proc. DAC, 2004, pp. 904-907.
24. R. Rutenbar, L. Wang, K. Cheng, and S. Kundu, "Static statistical timing analysis for latch-based pipeline designs," in Proc. ICCAD, 2004, pp. 468-472.
25. L. Zhang, J. Tsai, W. Chen, Y. Hu, and C. Chen, "Convergence- provable statistical timing analysis with level-sensitive latches and feedback loops," in Proc. ASP-DAC, 2006, pp. 941-946.
26. C. Visweswariah, "Death, taxes and failing chips," in Proc. DAC, 2003, pp. 343-347.
27. C. Visweswariah, K. Ravindran, K. Kalafala, S. Walker, and S. Narayan, "First-order incremental block-based statistical timing analysis," in Proc. DAC, 2004, pp. 331-336.
28. A. Agarwal, D. Blaauw, and V. Zolotov, "Statistical timing analysis for intra-die process variations with spatial correlations," in Proc. ICCAD, 2003, pp. 900-907.
29. H. Chang and S. Sapatnekar, "Statistical timing analysis considering spatial correlations using a single PERT-like traversal," in Proc. ICCAD, 2003, pp. 621-625.
30. H. Chang, V. Zolotov, S. Narayan, and C. Visweswariah, "Parameterized block-based statistical timing analysis with non-Gaussian parameters, nonlinear delay functions," in Proc. DAC, 2005, pp. 71-76.
31. Y. Zhan, A. Strojwas, X. Li, T. Pileggi, D. Newmark, and M. Sharma, "Correlation-aware statistical timing analysis with non-Gaussian delay distributions," in Proc. DAC, 2005, pp. 77-82.
32. L. Zhang, W. Chen, Y. Hu, J. Gubner, and C. Chen, "Correlation- preserved non-Gaussian statistical timing analysis with quadratic timing model," in Proc. DAC, 2005, pp. 83-88.
33. V. Khandelwal and A. Srivastava, "A general framework for accurate statistical timing analysis considering correlations," in Proc. DAC, 2005, pp. 89-94.
34. J. Singh and S. Sapatnekar, "Statistical timing analysis with correlated non-Gaussian parameters using independent component analysis," in Proc. DAC, 2006, pp. 155-160.
35. K. Chopra, B. Zhai, D. Blaauw, and D. Sylvester, "A new statistical max operation for propagating skewness in statistical timing analysis," in Proc. ICCAD, 2006, pp. 237-243.
36. C. Clark, "The greatest of a finite set of random variables," J. Oper. Res., vol. 9, no. 2, pp. 145-162, Mar./Apr. 1961.
37. J. Jess, K. Kalafala, S. Naidu, R. Otten, and C. Visweswariah, "Statistical timing for parametric yield prediction of digital integrated circuits," in Proc. DAC, 2003, pp. 932-937.
38. N. Metropolis, A. Rosenbluth, M. Rosenbluth, A. Teller, and E. Teller, "Equation of state calculations by fast computing machines," J. Chan. Phys., vol. 21, no. 6, pp. 1087-1092, Jun. 1953.
39. S. Tasiran and A. Demir, "Smart Monte Carlo for yield estimation," in Proc. TAU Int. Workshop Timing. 2006.
40. R. Kanj, R. Joshi, and S. Nassif, "Mixture importance sampling and its application to the analysis of SRAM designs in the presence of rare failure events," in Proc. DAC, 2006, pp. 69-72.
41. V. Veetil, D. Blaauw, and D. Sylvester, "Critically aware latin hypercube sampling for efficient statistical timing analysis," in Proc. TAU Int. Workshop Timing, 2007, pp. 24-30.
42. A. Gattiker, S. Nassif, R. Dinakar, and C. Long, "Timing yield estimation from static timing analysis," in Proc. ISQED, 2001, pp. 437-442.
43. A. Agarwal, D. Blaauw, V. Zolotov, S. Sundareswaran, M. Zhou, K. Gala, and R. Panda, "Statistical delay computation considering spatial correlations," in Proc. ASP-DAC, 2003, pp. 271-276.
44. C. Amin, N. Menezes, K. Killpack, F. Dartu, U. Choudhury, N. Hakim, and Y. Ismail, "Statistical static timing analysis: How simple can we get?" in Proc. DAC, 2005, pp. 652-657.
45. R. Lin and M. Wu, "A new statistical approach to timing analysis of VLSI circuits," in Proc. Int. Conf. VLSI Des., Jan. 1998, pp. 507-513.
46. B. Choi and D. Walker, "Timing analysis of combinational circuits including capacitive coupling and statistical process variation," in Proc. Symp. VLSI Test, 2000, pp. 49-54.
47. M. Orshansky and K. Keutzer, "A general probabilistic framework for worst case timing analysis," in Proc. DAC, 2002, pp. 556-561.
48. H. Mangassarian and M. Anis, "On statistical timing analysis with inter-and intra-die variations," in Proc. DATE, 2005, pp. 132-137.
49. F. Najm and N. Menezes, "Statistical timing analysis based on a timing yield model," in Proc. DAC, 2004, pp. 460-465.
50. K. Heloue and F. Najm, "Statistical timing analysis with two-sided constraints," in Proc. ICCAD, 2005, pp. 829-836.
51. M. Berkelaar, "Statistical delay calculation, a linear time method," in Proc. TAU Int. Workshop Timing, 1997, pp. 15-24.
52. S. Tsukiyama, M. Tanaka, and M. Fukui, "A statistical static timing analysis considering correlations between delays," in Proc. ASP-DAC, 2001, pp. 353-358.
53. J. Le, X. Li, and L. Pileggi, "STAC: Statistical timing analysis with conelation," in Proc. DAC, 2004, pp. 343-348.
54. K. Kang, B. Paul, and K. Roy, "Statistical timing analysis using levelized covariance propagation," in Proc. DATE, 2005, pp. 764-769.
55. J. Liou, K. Cheng, S. Kundu, and A. Krstic, "Fast statistical timing analysis by probabilistic event propagation," in Proc. DAC, 2001, pp. 661-666.
56. J. Liou, A. Krstic, L. Wang, and K. Cheng, "False-path-aware statistical timing analysis and efficient path selection for delay testing and timing validation," in Proc. DAC, 2002, pp. 566-569.
57. S. Naidu, "Timing yield calculation using an impulse-train approach," in Proc. ASP-DAC, 2002, pp. 219-224.
58. A. Agarwal, D. Blaauw, V. Zolotov, and S. Vrudhula, "Statistical timing analysis using bounds," in Proc. DATE, 2003, pp. 62-67.
59. A. Agarwal. D. Blaauw, V. Zolotov, and S. Vrudhula, "Computation and refinement of statistical bounds on circuit delay," in Proc. DAC, 2003, pp. 348-353.
60. S. Bhardwaj, S. Vrudhula, and D. Blaauw, "τAU: Timing analysis under uncertainty," in Proc. ICCAD, 2003, pp. 615-620.
61. A. Devgan and C. Kashyap, "Block-based static timing analysis with uncertainty," in Proc. ICCAD, 2003, pp. 607-614.
62. V. Khandelwal, A. Davoodi, and A. Srivastava, "Efficient statistical timing analysis through error budgeting," in Proc. ICCAD, 2004, pp. 473-477.
63. R. Topaloglu and A. Orailoglu, "Forward discrete probability propa-gation method for device performance characterization under process variations," in Proc. ASP-DAC, 2005, pp. 220-223.
64. L. Scheffer, "Explicit computation of performance as a function of process variation," in Proc. TAU Int. Workshop Timing, 2002, pp. 1-8.
65. I. Jolliffe, Principal Component Analysis. New York: Springer-Verlag, 2002.
66. D. Boning and S. Nassif, "Models of process variations in device and interconnect," in Design of High-Performance Microprocessor Circuits, A. Chandrakasan, Ed. Piscataway, NJ: IEEE Press, 2000.
67. Y. Cao and L. Clark, "Mapping statistical process variations toward circuit performance variability: An analytical modeling approach," in Proc. DAC, 2005, pp. 658-663.
68. J. Xiong, V. Zolotov, and L. He, "Robust extraction of spatial conelation," in Proc. ISPD, 2006, pp. 2-9.
69. L. Zhang, J. Shao, and C. Chen, "Non-Gaussian statistical parameter modeling for SSTA with confidence interval analysis," in Proc. ISPD, 2006, pp. 33-38.
70. K. Chopra, N. Shenoy, and D. Blaauw, "Variogram based robust extraction of process variation," in Proc. TAU Int. Workshop Timing, 2007, pp. 112-117.
71. F. Liu, "How to construct spatial correlation models: A mathematical approach," in Proc. TAU Int. Workshop Timing, 2007, pp. 106-111.
72. B. Cline, K. Chopra, and D. Blaauw, "Analysis and modeling of CD variation for statistical static timing," in Proc. ICCAD, 2006, pp. 60-66.
73. S. Bhardwaj, S. Vrudhula, P. Ghanta, and Y. Cao, "Modeling of intra-die process variations for accurate analysis and optimization of nano-scale circuits," in Proc. DAC, 2006, pp. 791-796.
74. D. Sinha, N. Shenoy, and H. Zhou, "Statistical gate sizing for timing yield optimization," in Proc. ICCAD, 2005, pp. 1037-1041.
75. L. Zhang, W. Chen, Y. Hu, and C. Chen, "Statistical timing analysis with extended pseudo-canonical timing model," in Proc. DATE, 2005, pp. 952-957.
76. L. Zhang, Y. Hu, and C. Chen, "Block based statistical timing analysis with extended canonical timing model," in Proc. ASP-DAC, 2005, pp. 250-253.
77. L. Zhang, Y. Hu, and C. Chen, "Statistical timing analysis with path reconvergence and spatial conelations," in Proc. DATE, 2006, pp. 528-532.
78. X. Li, J. Le, P. Gopalakrishnan, and L. Pileggi, "Asymptotic probability extraction for non-normal distributions of circuit performance," in Proc. ICCAD, 2004, pp. 2-9.
79. K. Okada, K. Yamaoka, and H. Onodera, "A statistical gate-delay model considering intra-gate variability," in Proc. ICCAD, 2003, pp. 908-913.
80. K. Okada, K. Yamaoka, and H. Onodera, "A statistical gate delay model for intra-chip and inter-chip variabilities," in Proc. ASP-DAC, 2003, pp. 31-36.
81. A. Agarwal, F. Dartu, and D. Blaauw, "Statistical gate delay model considering multiple input switching," in Proc. DAC, 2004, pp. 658-663.
82. Y. Kumar, J. Li, C. Talarico, and J. Wang, "A probabilistic collocation method based statistical gate delay model considering process variations and multiple input switching," in Proc. DATE, 2005, pp. 770-775.
83. S. Abbaspour, H. Fatemi, and M. Pedram, "VGTA: Variation-aware gate timing analysis," in Proc. ICCD, 2006, pp. 351-356.
84. S. Abbaspour, H. Fatemi, and M. Pedram, "Parameterized block-based non-Gaussian statistical gate timing analysis," in Proc. ASP-DAC, 2006, pp. 947-952.
85. D. Sinha and H. Zhou, "A unified framework for statistical timing analysis with coupling and multiple input switching," in Proc. ICCAD, 2005, pp. 837-843.
86. M. Agarwal, K. Agarwal, D. Sylvester, and D. Blaauw, "Statistical modeling of cross-coupling effects in VLSI interconnects," in Proc. ASP-DAC, 2005, pp. 503-506.
87. Y. Liu, L. Pileggi, and A. Strojwas, "Model order-reduction of RC(L) interconnect including variational analysis," in Proc. DAC, 1999, pp. 201-206.
88. P. Heydari and M. Pedram, "Model reduction of variable-geometry interconnects using variational spectrally-weighted balanced truncation," in Proc. ICCAD, 2001, pp. 586-591.
89. J. Wang and O. Hafiz, "A linear fractional transform (LFT) based model for interconnect parametric uncertainty," in Proc. ISQED, 2004, pp. 375-380.
90. J. Wang, P. Ghanta, and S. Vrudhula, "Stochastic analysis of interconnect performance in the presence of process variations," in Proc. ICCAD, 2004, pp. 880-886.
91. K. Agarwal, D. Sylvester, D. Blaauw, F. Liu, S. Nassif, and S. Vrudhula, "Variational delay metrics for interconnect timing analysis," in Proc. DAC, 2004, pp. 381-384.
92. P. Ghanta and S. Vrudhula, "Variational interconnect delay metrics for statistical timing analysis," in Proc. ISQED, 2006. pp. 19-24.
93. R. Jiang, W. Fu, J. Wang, V. Lin, and C. Chen, "Efficient statistical capacitance variability modeling with orthogonal principle factor analysis," in Proc. ICCAD, 2005, pp. 683-690.
94. X. Li, P. Li, and L. Pileggi, "Parameterized interconnect order reduction with explicit-and-implicit multi-parameter moment matching for inter/intra-die variations," in Proc. ICCAD, 2005, pp. 806-812.
95. J. Ma and R. Rutenbar, "Interval-valued reduced order statistical interconnect modeling," in Proc. ICCAD, 2004, pp. 460-467.
96. N. Kankani, V. Agarwal, and J. Wang, "A probabilistic analysis of pipelined global interconnect under process variations," in Proc. ASP-DAC, 2006, pp. 724-729.
97. K. Yamada and N. Oda, "Statistical comer conditions of interconnect delay (corner LPE specifications)," in Proc. ASP-DAC, 2006, pp. 706-711.
98. S. Abbaspour, H. Fatemi, and M. Pedram, "Non-Gaussian statistical interconnect timing analysis," in Proc. DATE, 2006, pp. 1-6.
99. N. Shenoy, R. Brayton, and A. Sangiovanni-Vincentelli, "Graph algorithms for clock schedule optimization," in Proc. ICCAD, 1992, pp. 132-136.
100. K. Chopra, S. Shah, A. Srivastava, D. Blaauw, and D. Sylvester, "Parametric yield maximization using gate sizing based on efficient Statistical power and delay gradient computation," in Proc. ICCAD, 2005, pp. 1023-1028.
101. J. Xiong, V. Zolotov, N. Venkateswaran, and C. Visweswariah, "Criticality computation in parameterized Statistical timing," in Proc. DAC, 2006, pp. 63-68.
102. X. Li, J. Le, M. Celik, and L. Pileggi, "Defining Statistical sensitivity for timing optimization of logic circuits with large-scale process and environmental variations," in Proc. ICCAD, 2005, pp. 844-851.
103. M. Hashimoto and H. Onodera, "A performance optimization method by gate sizing using statistical static timing analysis," in Proc. ISPD, 2000, pp. 111-116.
104. E. Jacobs and M. Berkelaar, "Gate sizing using a statistical delay model," in Proc. DATE, 2000, pp. 283-290.
105. A. Srivastava, D. Sylvester, and D. Blaauw, "Statistical optimization of leakage power considering process variations using dual-Vth and sizing," in Proc. DAC, 2004, pp. 773-778.
106. S. Raj, S. Vrudhula, and J. Wang, "A methodology to improve timing yield in the presence of process variations," in Proc. DAC, 2004, pp. 448-453.
107. S. Mukhopadhyay, H. Mahmoodi, and K. Roy, "Statistical design and optimization of SRAM cell for yield enhancement," in Proc. ICCAD, 2004, pp. 10-13.
108. M. Mori, H. Chen, B. Yao, and C. Cheng, "A multiple level network approach for clock skew minimization with process variations," in Proc. ASP-DAC, 2004, pp. 263-268.
109. S. Chang, C. Hsieh, and K. Wu, "Re-synthesis for delay variation tolerance," in Proc. DAC, 2004, pp. 814-819.
110. S. Choi, B. Paul, and K. Roy, "Novel sizing algorithm for yield improvement under process variation in nanometer technology," in Proc. DAC, 2004, pp. 454-459.
111. G. Garcea, N. Meijs, K. Kolk, andR. Otten, "Statistically aware buffer planning," in Proc. DATE, 2004, pp. 1402-1403.
112. J. Tsai, D. Baik, C. Chen, and K. Saluja, "A yield improvement methodology using pre- and post-silicon statistical clock scheduling," in Proc. ICCAD, 2004, pp. 611-618.
113. M. Mani, A. Devgan, and M. Orshansky, "An efficient algorithm for statistical minimization of total power under timing yield constraints," in Proc. DAC, 2005, pp. 309-314.
114. A. Agarwal, K. Chopra, D. Blaauw, and V. Zolotov, "Circuit optimization using statistical static timing analysis," in Proc. DAC, 2005, pp. 321-324.
115. S. Bhardwaj and S. Vrudhula, "Leakage minimization of nano-scale circuits in the presence of systematic and random variations," in Proc. DAC, 2005. pp. 541-546.
116. J. Singh, V. Nookala, Z. Luo, and S. Sapatnekar, "Robust gate sizing by geometric programming," in Proc. DAC, 2005, pp. 315-320.
117. A. Davoodi and A. Srivastava, "Probabilistic dual-Vth leakage optimization under variability," in Proc. ISLPED, 2005, pp. 143-148.
118. V. Khandelwal, A. Davoodi, A. Nanavati, and A. Srivastava, "A probabilistic approach to buffer insertion," in Proc. ICCAD, 2003, pp. 560-567.
119. X. Bai, C. Visweswariah, and P. Strenski, "Uncertainty-aware circuit optimization," in Proc. DAC, 2002, pp. 58-63.
120. A. Singh, M. Mani, and M. Orshansky, "Statistical technology mapping for parametric yield," in Proc. ICCAD, 2005, pp. 511-518.
121. Y. Zhan, A. Strojwas, M. Sharma, and D. Newmark, "Statistical critical path analysis considering correlations," in Proc. ICCAD, 2005, pp. 699-704.
122. P. Liu, S. Tan, H. Li, Z. Qi, J. Kong, B. McGaughy. and L. He, "An efficient method for terminal reduction of interconnect circuits considering delay variations," in Proc. ICCAD, 2005, pp. 821-826.
123. M. Guthaus. N. Venkateswarant. C. Visweswariah, and V. Zolotov, "Gate sizing using incremental parameterized statistical timing analysis," in Proc. ICCAD, 2005, pp. 1029-1036.
124. J. Xiong, K. Tam, and L. He, "Buffer insertion considering process variation," in Proc. DATE, 2005, pp. 970-975.
125. A. Datta, S. Bhunia, S. Mukhopadhyay, N. Banerjee, and K. Roy, "Statistical modeling of pipeline delay and design of pipeline under process variation to enhance yield in sub-100 nm technologies," in Proc. DATE, 2005, pp. 926-931.
126. A. Agarwal, K. Chopra, and D. Blaauw, "Statistical timing based optimization using gate sizing," in Proc. DATE, 2005, pp. 400-405.
127. O. Neiroukh and X. Song, "Improving the process-variation tolerance of digital circuits using gate sizing and statistical techniques," in Proc. DATE, 2005, pp. 294-299.
128. D. Sinha and H. Zhou, "Yield driven gate sizing for coupling-noise reduction under uncertainty," in Proc. ASP-DAC, 2005, pp. 192-197.
129. W. Lam, J. Jam, C. Koh, V. Balakrishnan, and Y. Chen, "Statistical based link insertion for robust clock network design," in Proc. ICCAD, 2005, pp. 588-591.
130. J. Tsai and L. Zhang, "Statistical timing analysis driven post-silicontunable clock-tree synthesis," in Proc. ICCAD, 2005, pp. 575-581.
131. G. Venkataraman, C. Sze, and J. Hu, "Skew scheduling and clock routing for improved tolerance to process variations," in Proc. ASP-DAC, 2005, pp. 594-599.
132. W. Lam and C. Koh, "Process variation robust clock tree routing," in Proc. ASP-DAC, 2005, pp. 606-611.
133. L. Deng and M. Wong, "An exact algorithm for the statistical shortest path problem," in Proc. ASP-DAC, 2006, pp. 965-970.
134. M. Guthaus, D. Sylvester, and R. Brown, "Process-induced skew reduction in nominal zero-skew clock trees," in Proc. ASP-DAC, 2006, pp. 84-89.
135. A. Datta, S. Bhunia, J. H. Choi, S. Mukhopadhyay, and K. Roy, "Speed binning aware design methodology to improve profit under parameter variations," in Proc. ASP-DAC, 2006, pp. 712-717.
136. V. Agarwal and J. Wang, "Yield-area optimizations of digital circuits using non-dominated sorting genetic algorithm (yoga)," in Proc. ASP-DAC, 2006, pp. 718-723.
137. M. Ekpanyapong, T. Waterwai, and S. Lim, "Statistical Bellman-Ford algorithm with an application to retiming," in Proc. ASP-DAC, 2006, pp. 959-964.
138. F. Luo, Y. Jia, and W. Dai, "Yield-preferred via insertion based on novel geotopological technology," in Proc. ASP-DAC, 2006, pp. 730-735.
139. D. Patil, S. Yun, S. Kim, A. Cheung, M. Horowitz, and S. Boyd, "A new method for design of robust digital circuits," in Proc. ISQED, 2005, pp. 676-681.
140. A. Davoodi and A. Srivastava, "Probabilistic evaluation of solutions in variability-driven optimization," in Proc. ISPD, 2006, pp. 17-24.
141. J. Liou, A. Krstic, K. Cheng, D. Mukherjee, and S. Kundu, "Performance sensitivity analysis using statistical method and its applications to delay testing," in Proc. ASP-DAC, 2000, pp. 587-592.
142. A. Krstic, L. Wang, K. Cheng, J. Liou, and T. Mak, "Enhancing diagnosis resolution for delay defects based upon statistical timing and statistical fault models," in Proc. DAC, 2003, pp. 668-673.
143. A. Krstic, L. Wang, K. Cheng, J. Liou, and M. Abadir, "Delay defect diagnosis based upon statistical timing models - The first step," in Proc. DATE, 2003, pp. 328-333.
144. Y. Sato, S. Hamada, T. Maeda, A. Takaton, and S. Kajihara, "Evaluation of the statistical delay quality model," in Proc. ASP-DAC, 2005, pp. 305-310.
145. X. Lu, Z. Li, W. Qiu, D. Walker, and W. Shi. "Longest path selection for delay test under process variation," in Proc. ASP-DAC, 2004, pp. 98-103.
146. L. Wang, T. Mak, K. Cheng, and M. Abadir, "On path-based learning and its applications in delay test and diagnosis," in Proc. DAC, 2004, pp. 492-497.
147. Taiwan Semiconductor Manufacturing Corporation, Reference flow 7.0 release, 2006. Press Release.