-
1
-
-
84962909795
-
Monte-carlo simulation of electromigration failure distributions of submicron contacts and vias: A new extrapolation methodology for reliability estimate
-
June
-
J. S. Huang and A. S. Oates, "Monte-Carlo Simulation of Electromigration Failure Distributions of Submicron Contacts and Vias: A New Extrapolation Methodology for Reliability Estimate," Interconnect Technology Conference, pp.208-210, June 2000
-
(2000)
Interconnect Technology Conference
, pp. 208-210
-
-
Huang, J.S.1
Oates, A.S.2
-
2
-
-
0027559828
-
A Monte Carlo approach for power estimation
-
Mar.
-
R. Burch, F. N. Najm, P. Yang and T. N. Trick, "A Monte Carlo Approach for Power Estimation," IEEE Transactions on VLSI Systems, Vol.1, Iss.l, pp.63-71, Mar. 1993
-
(1993)
IEEE Transactions on VLSI Systems
, vol.1
, Issue.1
, pp. 63-71
-
-
Burch, R.1
Najm, F.N.2
Yang, P.3
Trick, T.N.4
-
3
-
-
0035506284
-
Monte Carlo simulation of impact ionization in SiGe HBTs
-
Nov.
-
P. Palestri, A. Pacelli, M. Mastrapasqua and J. D, Bude, "Monte Carlo Simulation of Impact Ionization in SiGe HBTs," IEEE Electron Device Letters, Vol.22, Iss. 11, pp.533-535, Nov.2001
-
(2001)
IEEE Electron Device Letters
, vol.22
, Issue.11
, pp. 533-535
-
-
Palestri, P.1
Pacelli, A.2
Mastrapasqua, M.3
Bude, J.D.4
-
4
-
-
0033750787
-
Simulation of schottky barrier MOSFEFs with a coupled quantum injection/Monte Carlo technique
-
June
-
B. Winstead and U. Ravaioli, "Simulation of Schottky Barrier MOSFEFs with a Coupled Quantum Injection/Monte Carlo Technique," IEEE Tran. on Electron Devices, Vo1.47, Iss.6, pp.1241-1246, June 2000
-
(2000)
IEEE Tran. on Electron Devices
, vol.47
, Issue.6
, pp. 1241-1246
-
-
Winstead, B.1
Ravaioli, U.2
-
5
-
-
0037598867
-
Monte Carlo simulation and measurement of nanoscale n-MOSFets
-
Feb.
-
F. M. Bufer, Y. Asahi, H. Yoshimura, C. Zechner, A. Schenk and W. Ficht-ner, "Monte Carlo Simulation and Measurement of Nanoscale n-MOSFets," IEEE Tran. on Electron Devices, Vol.50, Iss.2, pp.418-424, Feb.2003
-
(2003)
IEEE Tran. on Electron Devices
, vol.50
, Issue.2
, pp. 418-424
-
-
Bufer, F.M.1
Asahi, Y.2
Yoshimura, H.3
Zechner, C.4
Schenk, A.5
Ficht-Ner, W.6
-
6
-
-
0034453419
-
Efficiency and stochastic error of Monte Carlo device simulations
-
Dec.
-
C. Jungemann and B. Meinerzhagen, "Efficiency and Stochastic Error of Monte Carlo Device Simulations," IEDM, pp.109-112, Dec.1999
-
(1999)
IEDM
, pp. 109-112
-
-
Jungemann, C.1
Meinerzhagen, B.2
-
7
-
-
84861451288
-
Sub-0.1μm device simulation technology: Another problem for Monte Carlo simulations
-
Dec.
-
N. Sano, "Sub-0.1μm Device Simulation Technology: Another Problem for Monte Carlo Simulations," IEDM, pp. 167-170, Dec.2000
-
(2000)
IEDM
, pp. 167-170
-
-
Sano, N.1
-
10
-
-
2442431638
-
On mismatch in the deep sub-micron ERA: From physics to circuits
-
Jan.
-
R. O. Topaloglu and A. Orailoglu, "On Mismatch in the Deep Sub-micron Era: From Physics to Circuits," ASP-DAC, pp.62-67, Jan.2004
-
(2004)
ASP-DAC
, pp. 62-67
-
-
Topaloglu, R.O.1
Orailoglu, A.2
-
11
-
-
0030647083
-
Rigorous statistical process variation analysis for quarter-fim CMOS with advanced TCAD metrology
-
June
-
K. Aoyama, H. Kunitomo and K. Tsuneno, "Rigorous Statistical Process Variation Analysis for Quarter-fim CMOS with Advanced TCAD Metrology Int. Workshop on Statistical Metrology, pp. 8-11, June 1997
-
(1997)
Int. Workshop on Statistical Metrology
, pp. 8-11
-
-
Aoyama, K.1
Kunitomo, H.2
Tsuneno, K.3
-
12
-
-
0032205770
-
Accurate statistical process variation analysis for 0.25-μm CMOS with Advanced TCAD Methodology
-
Nov.
-
H. Sato, H. Kunitomo, K. Tsuneno, K. Mori and H. Masuda, "Accurate Statistical Process Variation Analysis for 0.25-μm CMOS with Advanced TCAD Methodology," IEEE Transactions on Semiconductor Manufacturing, Vol.11, Iss.4, pp.575-582, Nov.1998
-
(1998)
IEEE Transactions on Semiconductor Manufacturing
, vol.11
, Issue.4
, pp. 575-582
-
-
Sato, H.1
Kunitomo, H.2
Tsuneno, K.3
Mori, K.4
Masuda, H.5
-
13
-
-
0033322279
-
Impact of unrealistic worst case modeling on the performance of VLSI circuits in deep sub-micron CMOS technologies
-
Nov.
-
A. Nardi, A. Neviani, E. Zanoni and C. Guardiani, "Impact of Unrealistic Worst Case Modeling on the Performance of VLSI Circuits in Deep Sub-micron CMOS Technologies" IEEE Transactions on Semiconductor Manufacturing, Vol.12, Iss.4, pp.396-402, Nov.1999
-
(1999)
IEEE Transactions on Semiconductor Manufacturing
, vol.12
, Issue.4
, pp. 396-402
-
-
Nardi, A.1
Neviani, A.2
Zanoni, E.3
Guardiani, C.4
-
14
-
-
0032205065
-
Simulating the impact of poly-CD wafer-level and die-level variation on circuit performance
-
Nov.
-
B. E. Stine, D. S. Boning, J. E. Chung, D. Ciplickas and J. K. Kibarian, "Simulating the Impact of Poly-CD Wafer-Level and Die-Level Variation on Circuit Performance" IEEE Transactions on Semiconductor Manufacturing, Vol. 11, Iss.4, pp.552-556, Nov. 1998
-
(1998)
IEEE Transactions on Semiconductor Manufacturing
, vol.11
, Issue.4
, pp. 552-556
-
-
Stine, B.E.1
Boning, D.S.2
Chung, J.E.3
Ciplickas, D.4
Kibarian, J.K.5
-
15
-
-
2642552225
-
TCAD-based statistical analysis and modeling of gate line-edge roughness effect on nanoscale MOS transistor performance and scaling
-
May
-
S-D. Kim, H. Wada and J. C. S. Woo, "TCAD-Based Statistical Analysis and Modeling of Gate Line-Edge Roughness Effect on Nanoscale MOS Transistor Performance and Scaling," IEEE Transactions on Semiconductor Manufacturing, Vol.17, No.2, May 2004
-
(2004)
IEEE Transactions on Semiconductor Manufacturing
, vol.17
, Issue.2
-
-
Kim, S.-D.1
Wada, H.2
Woo, J.C.S.3
-
16
-
-
0030699827
-
Novel statistical fluctuation of dopant concentration and its influence on scaled MOS device performance
-
June
-
T. Mizuno, "Novel Statistical Fluctuation of Dopant Concentration and Its Influence on Scaled MOS Device Performance," Statistical Metrology, pp.16-19, June 1997
-
(1997)
Statistical Metrology
, pp. 16-19
-
-
Mizuno, T.1
|