Clock schedule verification under process variations

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2004, Pages 619-625

  Chen, Ruiming ^a   Zhou, Hai ^a  

^a Northwestern University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CLOCK SCHEDULE; CLOCK SKEW; GLOBAL TIME REFERENCE; PROCESS VARIATIONS;

COMPUTER SIMULATION; FABRICATION; INTEGRATED CIRCUIT LAYOUT; ITERATIVE METHODS; MONTE CARLO METHODS; TIMING CIRCUITS; VLSI CIRCUITS;

SCHEDULING;

EID: 16244418078     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2004.1382650     Document Type: Conference Paper

References (16)

1. A. Agarwal, D. Blaauw, S. Sundareswaran, V. Zolotov, M. Zhou, K. Gala, and R. Panda. Path-based statistical timing analysis considering inter- and intra-die correlations. In ACM Intl. Workshop on Timing Issues in the Specification and Synthesis of Digital Systems, pages 16-21, 2002.
2. A. Devgan and C. Kashyap. Block-based static timing analysis with uncertainty. In Proc. Intl. Conf. on Computer-Aided Design, pages 607-614, San Jose,CA, November 2003.
3. A. Bhardwaj, S. B. Vrudhula, and D. Blaavw. Tau: Timing analysis under uncertainty. In Proc. Intl. Conf. on Computer-Aided Design, pages 615-620, San Jose,CA, November 2003.
4. A. Agarwal, D. Blaauw, and V. Zolotov. Statistical timing analysis for intra-die process variations with spatial correlations. In Proc. Intl. Conf. on Computer-Aided Design, pages 900-907, San Jose,CA, November 2003.
5. H. Chang and S. S. Sapatnekar. Statistical timing analysis considering spatial correlations using a single pert-like traversal. In Proc. Intl. Conf. on Computer-Aided Design, pages 621-625, San Jose,CA, November 2003.
6. C. Ebeling and B. Lockyear. On the performance of level-clocked circuits. In Advanced Research in VLSI, pages 242-356, 1995.
7. T. G. Szymanski and N. Shenoy. Verifying clock schedules. In Proc. Intl. Conf. on Computer-Aided Design, pages 124-131, 1992.
8. N. V. Shenoy. Timing Issues in Sequential Circuits. PhD thesis, UC Berkeley, 1993.
9. N. V. Shenoy and R. K. Brayton. Graph algorithms for clock schedule optimization. In Proc. Intl. Conf. on Computer-Aided Design, pages 132-136, Santa Clara, CA, 1992.
10. c: Timing verification and optimal clocking of synchronous digital circuits. In Proc. Intl. Conf. on Computer-Aided Design, pages 552-555, November 1990.
11. K. A. Sakallah, T. N. Mudge, and O. A. Olukotun. Analysis and design of latch-controlled synchronous digital circuits. In Proc. of the Design Automation Conf., pages 111-117, 1990.
12. T. G. Szymanski. Computing optimal clock schedules. In Proc. of the Design Automation Conf., pages 399-404, Anaheim, CA, June 1992.
13. W. J. Krzanowski. Principles of Multivariate Analysis. Oxford University Press, 2000.
14. J. L. Neves and E. G. Friedman. Optimal Clock Skew Scheduling Tolerant to Process Variations. In Proc. of the Design Automation Conf., pages 623-628, Las Vegas, NV, June 1996.
15. T. H. Cormen, C. E. Leiserson, and R. H. Rivest. Introduction to Algorithms. MIT Press, 1989.
16. C. E. Clark. The Greatest of a Finite Set of Random Variables. Operations Research, 1961.