Buffer insertion considering process variation

Proceedings -Design, Automation and Test in Europe, DATE '05

Volumn II, Issue , 2005, Pages 970-975

  Xiong, Jinjun ^a   Tarn, Kingho ^a   He, Lei ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BUFFER INSERTION ALGORITHMS; PROCESS VARIATIONS; RECURSIVE ALGORITHMS; TIMING ANALYSIS;

ALGORITHMS; CAPACITANCE; PARAMETER ESTIMATION; PROBABILITY; PROBABILITY DENSITY FUNCTION; PROBLEM SOLVING;

PROCESS CONTROL;

EID: 33646931776     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2005.85     Document Type: Conference Paper

References (10)

1. S. Borkar, T. Karnik, S. Narendra, J. Tschanz, A. Keshavarzi, and V". De. "Parameter variations and impacts on circuits and microarchitecture.'' in DAC 03, Jun 2003.
2. K. A. Bowman, S. G. Duvall, and J. D. Meindl, ''Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution," in ISSCC 01, Feb 2001.
3. C. Visweswariah, "Death, taxes and failing chips." in DAC 03, Jun 2003.
4. J. Jess, K. Kalafala, S. Naidu, R. Otten, and C. Visweswariah, "Statistical timing for parametric yield prediction of digital integrated circuits," in DAC 03, Jun 2003.
5. A. Agarwal, D. Blaauw, V. Zolotov, and S. Vradhula, "Computation and refinement of statistical bounds on circuit delay," in DAC 03, Jun 2003.
6. L. P. P. P. van Ginneken, "Buffer placement in distributed RC-tree networks for minimal Elmore delay." in Proc. IEEE Int. Symp. on Circuits and Systems, pp. 865-868, 1990.
7. C. J. Alpert and A. Devgan, "Wire segmenting for improved buffer insertion," in DAC 97, Jun 1997. 588-593.
8. V. Khandelwal. A. Davoodi, A. Nanavati, and A. Srivastava, "A probabilistic approach to buffer insertion," in ICC AD 03, 2003.
9. R. Hogg and A. Craig, Introduction to Mathematical Statistics. Macmillan, 1995.
10. R. Hogg and E. Tanis, Probability and Statistical Inference. Prentice Hall, 2001.