Statistical timing analysis based on a timing yield model

Proceedings - Design Automation Conference

Volumn , Issue , 2004, Pages 460-465

  Najm, Farid N ^a   Menezes, Noel ^b  

^a UNIVERSITY OF TORONTO   (Canada)

^b INTEL CORPORATION   (United States)

Author keywords

Principal components; Statistical timing analysis; Timing yield

Indexed keywords

COMPUTATIONAL METHODS; CORRELATION METHODS; PARAMETER ESTIMATION; PRINCIPAL COMPONENT ANALYSIS; PROBLEM SOLVING; ROBUSTNESS (CONTROL SYSTEMS); TIMING CIRCUITS;

COMPLEX FUNCTIONS; PRINCIPAL COMPONENTS; STATISTICAL TIMING ANALYSIS; TIMING YIELD;

INTEGRATED CIRCUITS;

EID: 4444247313     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/996566.996696     Document Type: Conference Paper

References (19)

1. K. K. Low and S. W. Director. A new methodology for the design centering of IC fabrication processes. IEEE Trans. on Computer-Aided Design, 10(7):895-903, July 1991.
2. R. W. Dutton and A. J. Strojwas. Perspectives on technology and technology-driven CAD. IEEE Trans. on Computer-Aided Design, 19(12):1544-1560, December 2000.
3. M. Eisele, J. Berthold, D. Schmitt-Landsiedel, and R. Mahnkopf. The impact of intra-die device parameter variations on path delays and on the design for yield of low voltage digital circuits. IEEE Trans. on VLSI, 5(4):360-368, December 1997.
4. A. Gattiker, S. Nassif, R. Dinakar, and C. Long. Timing yield estimation from static timing analysis. In IEEE Int'l Symp. on Quality Electronic Design, pages 437-442, San Jose, CA, March 26-28 2001.
5. K. Singhal and V. Visvanathan. Statistical device models for worst case files and electrical test data. IEEE Trans. on Semicon. Manufacturing, 12(4):470-484, November 1999.
6. L. Mizrukhin, J. Huey, and S. Mehta. Prediction of product yield distributions from wafer parametric measurements of CMOS circuits. IEEE Trans. on Semiconductor Manufacturing, 5(2):88-93, May 1992.
7. C. Visweswariah. Death, taxes and failing chips. In ACM/IEEE 40th Design Automation Conference, pages 343-347, Anaheim, CA, June 2-6 2003.
8. J. A. G. Jess, K. Kalafala, W. R. Naidu, R. H. J. M. Otten, and C. Visweswariah. Statistical timing for parametric yield prediction of digital integrated circuits. In Design Automation Conf., pages 932-937, Anaheim, June 2-6 2003.
9. A. Agarwal, D. Blaauw, V. Zolotov, and S. Vrudhula. Computation and refinement of statistical bounds on circuit delay. In Design Automation Conf., pages 348-353, Anaheim, CA, June 2-6 2003.
10. V. Mehrotra, S. L. Sam, D. Boning, A. Chandrakasan, R. Vallishayee, and S. Nassif. A methodology for modeling the effects of systematic within-die interconnect and device variations on circuit performance. In Design Automation Conf., pages 172-175, Los Angeles, CA, June 5-9 2000.
11. A. Devgan and C. Kashyap. Block-based static timing analysis with uncertainty. In Int'l Conf. on Computer-Aided Design, pages 607-614, San Jose, CA, November 9-13 2003.
12. S. Bhardwaj, S. B.K. Vrudhula, and D. Blaauw. tau: Timing analysis under uncertainty. In Int'l Conf. on Computer-Aided Design, pages 615-620, San Jose, CA, November 9-13 2003.
13. K. A. Bowman and J. D. Meindl. Impact of within-die parameter fluctuations on future maximum clock frequency distributions. In Custom Integrated Circuits Conf., pages 229-232, 2001.
14. H. Chang and S. S. Sapatnekar. Statistical timing analysis considering spatial correlations using a single PERT-like traversal. In Int'l Conf. on Computer-Aided Design, pages 621-625, San Jose, CA, November 9-13 2003.
15. A. Agarwal, D. Blaauw, and V. Zolotov. Statistical timing analysis for intra-die process variations with spatial correlations. In Int'l Conf. on Computer-Aided Design, pages 900-907, San Jose, CA, November 9-13 2003.
16. K. Okada, K. Yamaoka, and H. Onodera. A statistical gate-delay model considering intra-gate variability. In Int'l Conf. on Computer-Aided Design, pages 908-913, San Jose, CA, November 9-13 2003.
17. A. Papoulis. Probability, Random Variables, and Stochastic Processes. McGraw-Hill, New York, NY, 2nd edition, 1984.
18. S. G. Duvall. Statistical circuit modeling and optimization. In Int'l Workshop on Statistical Metrology, pages 56-63, June 2000.
19. M. S. Srivastava. Methods of Multivariate Statistics, Wiley-Interscience, New York, NY, 2002.