Parameterized interconnect order reduction with explicit-and-implicit multi-parameter moment matching for inter/intra-die variations

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn 2005, Issue , 2005, Pages 805-811

  Xin, Li ^a   Peng, Li ^b   Pileggi, Lawrence T ^a  

^a CARNEGIE MELLON UNIVERSITY   (United States)

^b TEXAS A AND M UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMIC LANGUAGES; COMPUTATIONAL COMPLEXITY; COMPUTER SIMULATION; GATES (TRANSISTOR); MATHEMATICAL MODELS;

ARNOLDI ALGORITHM; MOMENT MATCHING;

LARGE SCALE SYSTEMS;

EID: 33751435853     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2005.1560174     Document Type: Conference Paper

References (11)

1. M. Celik, L. Pileggi and A. Odabasioglu, IC Interconnect Analysis, Kluwer Academic Publishers, 2002.
2. S. Nassif, "Modeling and analysis of manufacturing variations," IEEE CICC, pp. 223-228, 2001.
3. M. Orshansky; L. Milor and C. Hu, "Characterization of spatial intrafield gate CD variability, its impact on circuit performance, and spatial mask-level correction," IEEE Trans. Semiconductor Manufacturing, vol. 17, no. 1, pp. 2-11, Feb. 2004.
4. Y, Liu, L. Pileggi and A. Strojwas, "Model order-reduction of RC(L) interconnect including variational analysis," IEEE/ACMDAC, pp. 201-206, 1999.
5. P. Heydari and M. Pedram, "Model reduction of variablegeometry interconnects using variational spectrally-weighted balanced truncation," IEEE/ACM ICCAD, pp. 586-591, 2001.
6. J. Wang, P. Ghanta and S. Vrudhula, "Stochastic analysis of interconnect performance in the presence of process variations," IEEE/ACM ICCAD, pp. 880-886, 2004.
7. L. Daniel, O. Siong, L. Chay, K. Lee and J. White, "A multi-parameter moment-matching model-reduction approach for generating geometrically parameterized interconnect performance models," IEEE Trans. CAD, vol. 23, no. 5, pp. 678-693, May. 2004.
8. A. Odabasioglu, M. Celik and L. Pileggi, "PRIMA: passive reduced-order interconnect macromodeling algorithm," IEEE Trans. CAD, vol. 17, no. 8, pp. 645-654, Aug. 1998.
9. J. Phillips, L. Daniel and L. Silveira, "Guaranteed passive balancing transforms for model order reduction," IEEE. Trans. CAD, vol. 22, no. 8, pp. 1027-1041, Aug. 2003.
10. E. Acar, F. Dartu and L. Pileggi, "TETA: transistor-level waveform evaluation for timing analysis," IEEE Trans. CAD, vol. 21, no. 5, pp. 605-616, May. 2002.
11. Y. Saad, Iterative Methods for Sparse Linear Systems, PWS Publishing, 1996.