-
1
-
-
33751430185
-
Defining statistical sensitivity for timing optimization of logic circuits with large-scale process and environmental variations
-
Filed with the US Patent Office, Jun.
-
X. Li, J. Le, M. Celik, and L. Pileggi, "Defining statistical sensitivity for timing optimization of logic circuits with large-scale process and environmental variations," Docket MC06172004P, Filed with the US Patent Office, Jun. 2005.
-
(2005)
Docket MC06172004P
-
-
Li, X.1
Le, J.2
Celik, M.3
Pileggi, L.4
-
2
-
-
0034833288
-
Modeling and analysis of manufacturing variations
-
S. Nasif, "Modeling and analysis of manufacturing variations," IEEE CICC, pp. 223-228, 2001.
-
(2001)
IEEE CICC
, pp. 223-228
-
-
Nasif, S.1
-
3
-
-
0036049286
-
False-path-aware statistical timing analysis and efficient path selection for delay testing and timing validation
-
J. Liou, A. Krstic, L. Wang and K. Cheng, "False-path-aware statistical timing analysis and efficient path selection for delay testing and timing validation," IEEE/ACM D AC, pp. 566-569, 2002.
-
(2002)
IEEE/ACM D AC
, pp. 566-569
-
-
Liou, J.1
Krstic, A.2
Wang, L.3
Cheng, K.4
-
4
-
-
0036049629
-
A general probabilistic framework for worst case timing analysis
-
M. Orshansky and K. Keutzer, "A general probabilistic framework for worst case timing analysis," IEEE/ACM DAC, pp. 556-561, 2002.
-
(2002)
IEEE/ACM DAC
, pp. 556-561
-
-
Orshansky, M.1
Keutzer, K.2
-
5
-
-
0041633575
-
Statistical timing for parametric yield prediction of digital integrated circuits
-
J. Jess, K. Kalafala, S. Naidu, R. Otten and C. Visweswariah, "Statistical timing for parametric yield prediction of digital integrated circuits," IEEE/ACM DAC, pp. 932-937, 2003.
-
(2003)
IEEE/ACM DAC
, pp. 932-937
-
-
Jess, J.1
Kalafala, K.2
Naidu, S.3
Otten, R.4
Visweswariah, C.5
-
6
-
-
0034842175
-
Fast statistical timing analysis by probabilistic event propagation
-
J. Liou, K. Chen, S. Kundu and A. Krstic, "Fast statistical timing analysis by probabilistic event propagation," IEEE/ACM DAC, pp. 661-666, 2001.
-
(2001)
IEEE/ACM DAC
, pp. 661-666
-
-
Liou, J.1
Chen, K.2
Kundu, S.3
Krstic, A.4
-
7
-
-
0141852377
-
Statistical timing analysis using bounds and selective enumeration
-
Sep.
-
A. Agarwal, V. Zolotov and D. Blaauw, "Statistical timing analysis using bounds and selective enumeration," IEEE Trans. CAD, Vol. 22, No. 9, pp. 1243-1260, Sep. 2003.
-
(2003)
IEEE Trans. CAD
, vol.22
, Issue.9
, pp. 1243-1260
-
-
Agarwal, A.1
Zolotov, V.2
Blaauw, D.3
-
8
-
-
0348040110
-
Block-based static timing analysis with uncertainty
-
A. Devgan and C. Kashyap, "Block-based static timing analysis with uncertainty," IEEE/ACM ICCAD, pp. 607-614, 2003.
-
(2003)
IEEE/ACM ICCAD
, pp. 607-614
-
-
Devgan, A.1
Kashyap, C.2
-
9
-
-
0348040085
-
Statistical timing analysis for intra-die process variations with spatial correlations
-
A. Agarwal, D. Blaauw and V. Zolotov, "Statistical timing analysis for intra-die process variations with spatial correlations," IEEE/ACM ICCAD, pp. 900-907, 2003.
-
(2003)
IEEE/ACM ICCAD
, pp. 900-907
-
-
Agarwal, A.1
Blaauw, D.2
Zolotov, V.3
-
10
-
-
0346778721
-
Statistical timing analysis considering spatial correlations using a single PERT-like traversal
-
H. Chang and S. Sapatnekar, "Statistical timing analysis considering spatial correlations using a single PERT-like traversal," IEEE/ACM ICCAD, pp. 621-625, 2003.
-
(2003)
IEEE/ACM ICCAD
, pp. 621-625
-
-
Chang, H.1
Sapatnekar, S.2
-
11
-
-
4444233012
-
First-order incremental block-based statistical timing analysis
-
C. Visweswariah, K. Ravindran, K. Kalafala, S. Walker and S. Narayan, "First-order incremental block-based statistical timing analysis," IEEE/ACMDAC, pp. 331-336, 2004.
-
(2004)
IEEE/ACMDAC
, pp. 331-336
-
-
Visweswariah, C.1
Ravindran, K.2
Kalafala, K.3
Walker, S.4
Narayan, S.5
-
12
-
-
4444279488
-
STAC: Statistical timing analysis with correlation
-
J. Le, X. Li and L. Pileggi, "STAC: statistical timing analysis with correlation," IEEE/ACMDAC, pp. 343-348, 2004.
-
(2004)
IEEE/ACMDAC
, pp. 343-348
-
-
Le, J.1
Li, X.2
Pileggi, L.3
-
13
-
-
0036054545
-
Uncertainty-aware circuit optimization
-
X. Bai, C. Visweswariah, P. Strenski and D. Hathaway, "Uncertainty-aware circuit optimization," IEEE/ACM DAC, pp. 58-63, 2002.
-
(2002)
IEEE/ACM DAC
, pp. 58-63
-
-
Bai, X.1
Visweswariah, C.2
Strenski, P.3
Hathaway, D.4
-
16
-
-
0001310038
-
The greatest of a finite set of random variables
-
Mar.-Apr.
-
C. Clark, "The greatest of a finite set of random variables," Operations Research, pp. 145-162, Mar.-Apr., 1961.
-
(1961)
Operations Research
, pp. 145-162
-
-
Clark, C.1
|