Statistical timing analysis with path reconvergence and spatial correlations

Proceedings -Design, Automation and Test in Europe, DATE

Volumn 1, Issue , 2006, Pages

  Zhang, Lizheng ^a   Hu, Yuhen ^b   Chen, Charlie Chung Ping ^b  

^a CADENCE DESIGN SYSTEMS   (United States)

^b UNIVERSITY OF WISCONSIN MADISON   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATIONAL COST; PATH RECONVERGENCE; RECONVERGENCE CORRELATION; STATISTICAL TIMING ANALYSIS (STA);

COMPUTATIONAL COMPLEXITY; CONVERGENCE OF NUMERICAL METHODS; CORRELATION METHODS; ERROR ANALYSIS; MATHEMATICAL MODELS; TIMING CIRCUITS;

COMPUTER AIDED SOFTWARE ENGINEERING;

EID: 34047104560     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (13)

1. A. Agarwal, D. Blaauw, and V. Zolotov. Statistical timing analysis for intra-die process variations with spatial correlations. Computer Aided Design, 2003 International Conference on. ICCAD-2003, pages 900 -907, Nov 2003.
2. A. Agarwal, D. Blaauw, V. Zolotov, S. Sundareswaran, M. Zhao, K. Gala, and R. Panda. Statistical delay computation considering spatial correlations. Design Automation Conference, 2003. Proceedings of the ASP-DAC 2003. Asia and South Pacific, pages 271 - 276, Jan 2003.
3. A. Agarwal, V. Zolotov, and D. Blaauw. Statistical timing analysis using bounds and selective enumeration. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 22(9): 1243 -1260, Sept 2003.
4. S. Bhardwaj, S. B. Vrudhula, and D. Blaauw. τau: Timing analysis under uncertainty. ICCAD'03, pages 615-620, Nov 2003.
5. H. Chang and S. S. Sapatnekar. Statistical timing analysis considering spatial correlations using a single pert-like traversal. ICCAD'03, pages 621-625, Nov 2003.
6. A. Devgan and C. Kashyap. Block-based static timing analysis with uncertainty. ICCAD'03, pages 607-614, Nov 2003.
7. J.-J. Liou, A. Krstic, L.-C. Wang, and K.-T. Cheng. False-path-aware statistical timing analysis and efficient path selection for delay testing and timing validation. Design Automation Conference, 2002. Proceedings. 39th, pages 566 - 569, June 2002.
8. S. R. Nassif. Modeling and analysis of manufacturing variations. CICC, pages 223-228, 2001.
9. M. Orshansky. Fast computation of circuit delay probability distribution for timing graphs with arbitary node correlation. TAU'04, Feb 2004.
10. M. Orshansky and K. Keutzer. A general probabilistic framework for worst case timing analysis. Design Automation Conference, 2002. Proceedings. 39th, pages 556 - 561, June 2002.
11. C. Visweswariah, K. Ravindran, and K. Kalafala. First-order parameterized block-based statistical timing analysis. TAU'04, Feb 2004.
12. M. Wang, X. Yang, and M. Sarrafzadeh. Dragon2000: standard-cell placement tool for large industry circuits. ICCAD '00: Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, pages 260-263, 2000.
13. L. Zhang, W. Chen, Y. Hu, and C. C. Chen. Statistical timing analysis with extended pseudo-canonical timing model. Design, Automation and Test in Europe, DATE'2005, pages 952-957, 2005.