Leakage minimization of nano-scale circuits in the presence of systematic and random variations

Proceedings - Design Automation Conference

Volumn , Issue , 2005, Pages 541-546

  Bhardwaj, Sarvesh ^a   Vrudhula, Sarma B K ^a  

^a Arizona State University   (United States)

Author keywords

Geometric Programming; Leakage; Optimization; Statistical

Indexed keywords

ALGORITHMS; LEAKAGE CURRENTS; OPTIMIZATION; PROBLEM SOLVING;

GEOMETRIC PROGRAMING; STATISTICAL;

NANOTECHNOLOGY;

EID: 27944502914     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/dac.2005.193868     Document Type: Conference Paper

References (29)

1. S. Borkar, T. Karnik, S. Narendra, J. Tschanz, A. Keshavarzi, and V. De. Parameteric variations and impact on circuits and microarchitecture. In Proc. DAC, 2003.
2. S. Boyd, S. J. Kim, L. Vandenberghe, and A. Hassibi. A tutorial on geometric programming. Technical report, www.stanford.edu/~boyd/gp-tutorial. html, 2004.
3. C. Chen and M. Sarrafzadeh. Simultaneous voltage scaling and gate sizing for low-power design. Trans. on CAS-II: Analog and Digital Signal Processing, 49(6):400-408, 2002.
4. S. W. Director et al. Optimization of parametric yield: A tutorial. In Proc. of CICC, pages 3.1.1-8, 1992.
5. J. Fishburn and A. Dunlop. TILOS: a posynomial programming approach to transistor sizing. In Proc. ICCAD, pages 326-328, 1985.
6. M. Ketkar and S. S. Sapatnekar. Standby power optimization via transistor sizing and dual threshold voltage assignment. In Proc. of ICCAD, pages 375-378, 2002.
7. D. Lee, H. Deogun, D. Blaauw, and D. Sylvester. Simultaneous state, vt and tox assignment for total standby power minimization. In Proc. of DATE, 2004.
8. C. Long and L. He. Distributed sleep transistors network for power reduction. In Proc of DAC, pages 181-186, 2003.
9. V. Mehrotra, S. Nassif, D. Boning, and J. Chung. Modeling the effects of manufacturing variation on high-speed microprocessor interconnect performance. In International Electronic Devices Meeting, pages 767-770. IEEE, Dec 1998.
10. V. Mehrotra et al. A methodology for modeling the effects of systematic within-die interconnect and device variation on circuit performance. In Proc. of DAC, pages 172-175, 2000.
11. S. Mukhopadhyay, A. Raychowdhury, and K. Roy. Accurate estimation of total leakage current in scaled CMOS logic circuits based on compact current modeling. In Proc. of DAC, pages 169-174, 2003.
12. S. Narendra et al. Full-chip subthreshold leakage power prediction and reduction techniques for sub-0.18-μ/m CMOS. Journal of Solid-State Circuits, 39(2):501-510, Feb 2004.
13. S. R. Nassif. Modeling and analysis of manufacturing variations. In IEEE Conf. on Custom Integrated Circuits, pages 223-228, 2001.
14. C. Neau and K. Roy. Optimal body bias selection for leakage Improvement and Process Compensation over different technology generations. In ISLPED, pages 116-121, 2003.
15. M. Orshansky, L. Milor, P. Chang, K. Keutzer, and C. Hu. Impact of spatial intrachip gate length variability on the performance of high-speed digital circuits. In IEEE Transactions on CAD, volume 21, May 2002.
16. E. L. Peterson. Geometric programming. SIAM Review, 18(1):1-51, Jan 1976.
17. S. Raj, S. Vrudhula, and J. M. Wang. A methodology to improve timing yield in the presence of process variations. In Proc. of DAC, pages 448-453, 2004.
18. R. Rao, A. Devgan, D. Blaauw, and D. Sylvester. Parametric yield estimation considering leakage variability. In Proc. of DAC, pages 442-447, 2004.
19. S. S. Sapatnekar, V. B. Rao, P. M. Vaidya, and S.-M. Kang. An exact solution to the transistor sizing problem for CMOS circuits using convex optimization. Trans. on CAD, 12(11):1621-1634, Nov 1993.
20. S. Sirichotiyakul et al. Stand-by power minimization through simultaneous threshold voltage selection and circuit sizing. In Proc. of DAC, pages 436-441, 1999.
21. A. Srivastava, D. Sylvester, and D. Blaauww. Power minimization using simultaneous gate sizing, dual-vdd and dual-vth assignment. In Proc. of DAC, pages 783-787, 2004.
22. A. Srivastava et al. Statistical optimization of leakage power considering process variations using dual-vth and sizing. In Proc. of DAC, pages 773-778, 2004.
23. B. E. Stihe, D. S. Boning, and J. E. Chung. Analysis and Decomposition of Spatial Variation in IC processes and devices. IEEE Trans. on Sem. Manuf., 10(1):24-41, Feb 1997.
24. B. E. Stine et al. Simulating the Impact of Pattern-Dependent Poly-CD variation on circuit performance. IEEE Trans. on Sem. Man., 11(4):552-556, November 1998.
25. M. A. Styblinski. Statistical design centering approach to minimax circuit design. In Proc. of ISCAS, pages 697-700, 1989.
26. T. Tugbawa et al. A mathematical model of pattern dependencies in Cu CMP processes. In Proc. CMP Symp. Electrochem. Sac. Meeting, pages 605-615, 1999.
27. C. Visweswariah, K. Ravindran, K. Kalafala, S. G. Walker, and S. Narayan. First-order incremental block-based statistical timing analysis. In Proc. of DAC, pages 331-336, 2004.
28. R. von Mises. Mathematical Theory of Probability and Statistics. Academic Press, 1964.
29. Q. Wang and S. Vrudhula. Algorithms for minimizing standby power in deep submicrometer, dual-vt cmos circuits. Trans. on CAD, 21(3):306-318, 2002.