-
1
-
-
0042635808
-
Death, taxes and failing chips
-
C. Visweswariah, "Death, Taxes and Failing Chips," Proc. of DAC, 2003, pp. 343-347.
-
(2003)
Proc. of DAC
, pp. 343-347
-
-
Visweswariah, C.1
-
3
-
-
4444277442
-
Statistical optimization of leakage power considering process variations using dual-Vth and sizing
-
A. Srivastava et al., "Statistical optimization of leakage power considering process variations using dual-Vth and sizing," Proc. of DAC, 2004, pp. 773-778.
-
(2004)
Proc. of DAC
, pp. 773-778
-
-
Srivastava, A.1
-
4
-
-
85087239243
-
A methodology to improve timing yield
-
S. Raj et al., "A methodology to Improve Timing Yield," Proc. of DAC, 2004, pp. 448-453.
-
(2004)
Proc. of DAC
, pp. 448-453
-
-
Raj, S.1
-
5
-
-
0034429814
-
Delay variability: Sources, impact and trends
-
S. Nassif, "Delay variability: sources, impact and trends," Proc. of ISSCC, 2000, pp. 368-369.
-
(2000)
Proc. of ISSCC
, pp. 368-369
-
-
Nassif, S.1
-
6
-
-
4444233012
-
First-order incremental block-based statistical timing analysis
-
C. Visweswariah et al., "First-order incremental block-based statistical timing analysis," Proc. of DAC, 2004, pp. 331-336.
-
(2004)
Proc. of DAC
, pp. 331-336
-
-
Visweswariah, C.1
-
7
-
-
0041633858
-
Parameter variation and impact on Circuits and Microarchitecture
-
S. Borkar et al., "Parameter variation and impact on Circuits and Microarchitecture," Proc. of DAC, 2003, pp. 338-342.
-
(2003)
Proc. of DAC
, pp. 338-342
-
-
Borkar, S.1
-
8
-
-
4444351567
-
Parametric yield estimation considering leakage variability
-
R. Rao et al., "Parametric yield estimation considering leakage variability," Proc. of DAC, 2004, pp. 442-447.
-
(2004)
Proc. of DAC
, pp. 442-447
-
-
Rao, R.1
-
9
-
-
0032319165
-
Static power optimization of deep submicron CMOS circuit for dual Vth technology
-
Q. Wang, and S. Vrudhula, "Static power optimization of deep submicron CMOS circuit for dual Vth technology," Proc. of ICCAD, 1998, pp. 490-496.
-
(1998)
Proc. of ICCAD
, pp. 490-496
-
-
Wang, Q.1
Vrudhula, S.2
-
10
-
-
3042610022
-
Simultaneous state, Vt and Tox assignment for total standby power minimization
-
D. Lee et al., "Simultaneous State, Vt and Tox Assignment for Total Standby Power Minimization," Proc. of DATE, 2004, pp. 494-499.
-
(2004)
Proc. of DATE
, pp. 494-499
-
-
Lee, D.1
-
11
-
-
4444245930
-
Selective gate-length biasing for cost-effective runtime leakage control
-
P. Gupta et al., "Selective Gate-Length Biasing for Cost-Effective Runtime Leakage Control," Proc. of DAC, 2004, pp. 327-330.
-
(2004)
Proc. of DAC
, pp. 327-330
-
-
Gupta, P.1
-
12
-
-
84954451704
-
Technology mapping for low leakage power and high speed with hot-carrier effect consideration
-
C. Kang and M. Pedram, "Technology mapping for low leakage power and high speed with hot-carrier effect consideration," Proc of ASP-DAC, 2003, pp. 203-209.
-
(2003)
Proc of ASP-DAC
, pp. 203-209
-
-
Kang, C.1
Pedram, M.2
-
13
-
-
0033685282
-
Area and search space control for technology mapping
-
D. Jongeneel et al, "Area and search space control for technology mapping, Proc. of DAC, 2000, pp. 86-91.
-
(2000)
Proc. of DAC
, pp. 86-91
-
-
Jongeneel, D.1
-
14
-
-
0032690807
-
An alpha-approximate algorithm for delayconstraint technology mapping
-
S. Roy et al., "An alpha-approximate algorithm for delayconstraint technology mapping," Proc of DAC, 1999, pp. 367-372.
-
(1999)
Proc of DAC
, pp. 367-372
-
-
Roy, S.1
-
15
-
-
4444277442
-
th and sizing
-
June 7-11
-
th and sizing," Proc. of DAC, June 7-11, 2004, pp. 773-778.
-
(2004)
Proc. of DAC
, pp. 773-778
-
-
Srivastava, A.1
-
16
-
-
0032688692
-
Stand-by power minimization through simultaneous threshold voltage selection and circuit sizing
-
S. Sirichotiyakul et al., "Stand-by power minimization through simultaneous threshold voltage selection and circuit sizing," Proc. of DAC, 1999, pp. 436-441.
-
(1999)
Proc. of DAC
, pp. 436-441
-
-
Sirichotiyakul, S.1
-
17
-
-
27944447029
-
Gate sizing using a statistical delay model
-
E. Jacobs and M. Berkelaar, "Gate sizing using a statistical delay model," Proc. of DAC, 2000, pp. 283-290.
-
(2000)
Proc. of DAC
, pp. 283-290
-
-
Jacobs, E.1
Berkelaar, M.2
-
18
-
-
4444264520
-
Novel sizing algorithm for yield improvement under process variation in nanometer technology
-
2004, June 7-11
-
P. Seung et al., "Novel sizing algorithm for yield improvement under process variation in nanometer technology", Proc. of DAC, 2004, June 7-11, 2004, pp. 454-459.
-
(2004)
Proc. of DAC
, pp. 454-459
-
-
Seung, P.1
-
19
-
-
17644377645
-
A new statistical optimization algorithm for gate sizing
-
M. Mani and M. Orshansky, "A new statistical optimization algorithm for gate sizing," Proc. of ICCD, 2004, pp. 272-277.
-
(2004)
Proc. of ICCD
, pp. 272-277
-
-
Mani, M.1
Orshansky, M.2
-
20
-
-
0003623384
-
-
PhD. Thesis, University of California, Berkeley
-
R. Rudell, "Logic synthesis for VLSI design," PhD. Thesis, University of California, Berkeley, 1989.
-
(1989)
Logic Synthesis for VLSI Design
-
-
Rudell, R.1
-
22
-
-
0036543067
-
Duet: An accurate leakage estimation and optimization tool for dual-Vt circuits
-
S. Sirichotiyakul et al., "Duet: an accurate leakage estimation and optimization tool for dual-Vt circuits," IEEE Trans. on VLSI Systems, 2002, vol. 10, pp. 79-90.
-
(2002)
IEEE Trans. on VLSI Systems
, vol.10
, pp. 79-90
-
-
Sirichotiyakul, S.1
-
23
-
-
0036907029
-
Subthreshold leakage modeling and reduction techniques
-
J. Kao et al., "Subthreshold Leakage Modeling and Reduction Techniques," Proc. of ICCAD, 2002, pp. 141-149.
-
(2002)
Proc. of ICCAD
, pp. 141-149
-
-
Kao, J.1
-
24
-
-
0034295262
-
Sequential synthesis using SIS
-
A. Aziz et al., "Sequential synthesis using SIS," IEEE Trans. on CAD, 2000, pp. 1149-1162.
-
(2000)
IEEE Trans. on CAD
, pp. 1149-1162
-
-
Aziz, A.1
-
25
-
-
0023210698
-
DAGON: Technology binding and local optimization by DAG matching
-
K. Keutzer, "DAGON: Technology binding and local optimization by DAG matching," Proc. of DAC, 1987, pp. 341-347.
-
(1987)
Proc. of DAC
, pp. 341-347
-
-
Keutzer, K.1
-
26
-
-
4444323973
-
Fast statistical timing analysis handling arbitrary delay correlations
-
M. Orshansky and A. Bandyopadhyay, "Fast statistical timing analysis handling arbitrary delay correlations," Proc. of DAC, 2004, pp 337-342.
-
(2004)
Proc. of DAC
, pp. 337-342
-
-
Orshansky, M.1
Bandyopadhyay, A.2
-
28
-
-
33751435246
-
Accurate and efficient gate-level parametric yield estimation considering power/performance correlation
-
A. Srivastava, et al., "Accurate and efficient gate-level parametric yield estimation considering power/performance correlation," Proc. of Austin Center for Advanced Studies, 2005.
-
(2005)
Proc. of Austin Center for Advanced Studies
-
-
Srivastava, A.1
-
29
-
-
0033712799
-
New paradigm of predictive MOSFET and interconnect modeling for early circuit design
-
Y. Cao et al., "New paradigm of predictive MOSFET and interconnect modeling for early circuit design," Proc. of IEEE CICC, 2000, pp. 201-204.
-
(2000)
Proc. of IEEE CICC
, pp. 201-204
-
-
Cao, Y.1
-
30
-
-
16244380812
-
Variability inspired implementation selection problem
-
A. Davoodi et al., "Variability inspired implementation selection problem," Proc. of ICCAD, 2004, pp. 423-427.
-
(2004)
Proc. of ICCAD
, pp. 423-427
-
-
Davoodi, A.1
|