Skew scheduling and clock routing for improved tolerance to process variations

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn 1, Issue , 2005, Pages 594-599

  Venkataraman, Ganesh ^a   Sze, C N ^a   Hu, Jiang ^a  

^a TEXAS A AND M UNIVERSITY   (United States)

Author keywords

Clock routing; Layout embedding; Process variation; Reliability; Skew scheduling

Indexed keywords

CLOCK DISTRIBUTION NETWORKS; COMPUTER AIDED DESIGN; ELECTRIC CLOCKS; EMBEDDINGS; FORESTRY; RELIABILITY; SCHEDULING;

ABSTRACT TREES; CLOCK ROUTING; CLOCK SKEW SCHEDULING; CLOCK TREE SYNTHESIS; LAYOUT EMBEDDING; PRIMARY OBJECTIVE; PROCESS VARIATION; SKEW SCHEDULING;

TREES (MATHEMATICS);

EID: 84861436696     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1120725.1120972     Document Type: Conference Paper

References (17)

1. S. Zanelia, A. Nardi, A. Neviani, M. Quarantelli, S. Saxena, and C. Guardiani, "Analysis of the impact of process variations on clock skew," IEEE Transactions on Semiconductor Manufacturing, vol. 13, no. 4, pp. 401-407, 2000.
2. Y. Liu, S. R. Nassif, L. T. Pileggi, and A. J. Strojwas, "Impact of interconnect variations on the clock skew of a gigahertz microprocessor," in DAC 2000, pp. 168-171.
3. J. P. Fishburn, "Clock skew optimization," IEEE Transactions on Computers, vol. 39; no. 7, pp. 945-950, 1990.
4. R. B. Deokar and S. S. Sapatnekar, "A graph-theoretic approach to clock skew optimization," in ISCAS1994, pp. 407-410.
5. A. Takahashi and Y. Kajitani, "Performance and reliability driven clock scheduling of sequential logic circuits," in ASP-DAC1997 pp. 37-42.
6. C. Albrecht, B. Korte, J. Schietke, and J. Vygen, "Cycle time and slack optimization for VLSI-chips," in ICCAD 1999 pp. 232-238.
7. R. S. Tsay, "An exact zero-skew clock routing algorithm," IEEE TCAD 1993, vol. 12, pp. 242-249.
8. T.-H. Chao, Y.-C. Hsu, J.-M.Ho, K. D. Boese and A. B. Kahng, "Zero Skew Clock Routing with Minimum Wirelength," in IEEE Transactions on Circuits and Systems-H, vol. 39, no. 39, pp. 799-814, 1992.
9. J. Cong, A. B. Kahng, C.-K. Koh, and C.-W. A. Tsao, "Bounded-skew clock and Steiner routing " ACM Transactions on Design Automation of Electronic Systems, vol. 3, no. 3, pp. 341-388, 1998.
10. C.-W. A. Tsao and C.-K. Koh, "UST/DME: a clock tree router for general skew constraints," ACM Transactions on Design Automation of Electronic Systems., vol. 7, no. 3, pp. 359-379, 2002.
11. M. Edahiro, "A clustering-based optimization algorithm in zero-skew routings," in DAC1993, pp. 612-616.
12. J. L. Neves and E. G. Friedman, "Optimal clock skew scheduling tolerant to process variations," in DAC 1996, pp. 623-628.
13. I. S. Kourtev and E. G. Friedman, "Clock skew scheduling for improved reliability via quadratic programming," in ICCAD 1999, pp. 239-243.
14. D. Velenis, M. C. Papaefthymiou, and E. G. Friedman, "Reduced delay uncertainty in high performance clock distribution networks," in DATE 2003,pp. 68-73.
15. B. Lu, J. Hu, O. Ellis, andH. Su, "Process variation aware clock tree routing," in 1SPD 2003 pp. 174-181.
16. K. D. Boese, A. K. Kahng, B. A. McCoy, and G. Robins, "Near-Optimal Critical Sink Routing Tree Constructions," in IEEE TCAD1995, vol. 14, no. 12, pp. 1417-1436.
17. R. Chaturvedi and J. Hu, "A simple yet effective merging scheme for prescribed-skew clock routing," ICCD 2003, pp. 282-287.