Process-induced skew reduction in nominal zero-skew clock trees

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn 2006, Issue , 2006, Pages 84-89

  Guthaus, Matthew R ^a   Sylvester, Dennis ^a   Brown, Richard B ^b  

^a The Department of Civil and Environmental Engineering   (United States)

^b University of Utah   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTER SIMULATION; MONTE CARLO METHODS; SAMPLING; SENSITIVITY ANALYSIS;

BOTTOM-UP MERGING PHASE; STANDARD DEVIATION; ZERO-SKEW CLOCK TREES;

EMBEDDED SYSTEMS;

EID: 33748605033     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1118299.1118319     Document Type: Conference Paper

References (14)

1. S. Abbaspour, H. Fantemi, and M. Pedram. VITA: Variationa-ware interconnect timing analysis for symmetric and skewed sources of variation considering variational ramp input. In GLSVLSI, April 2005.
2. A. Agarwal, D. Blaauw, and V. Zolotov. Statistical clock skew analysis considering intra-die process variations. In ICCAD, pages 914-920, 2003.
3. K. Agarwal, D. Sylvester, and D. Blaauw. Variational delay metrics for interconnect timing analysis. In DAC, 2004.
4. K. Boese and A. Kahng. Zero-skew clock routing trees with minimum wirelength. In ASIC Conf., pages 1.1.1-1.1.5, 1992.
5. Y. Cao, P. Gupta, A. B. Kahng, D. Sylvester, and J. Yang. Design sensitivities to variability: Extrapolations and assessments in nanometer VLSI. In ASIC/SOC, pages 411-415, September 2002.
6. T.-H. Chao, Y.-C. Hsu, and J. Ho. Zero skew clock net routing. In DAC, pages 518-523, 1992.
7. J. Cong and C.-K. Koh. Minimum-cost bounded-skew clock routing. In ISCAS, pages 215-218, 1995.
8. M. Edahiro. Minimum path-length equi-distant routing. In Asia-Pacific Conf. on Circuits and Systems, pages 41-46, December 1992.
9. D. J.-H. Huang, A. B. Kahng, and C.-W. A. Tsao. On the bounded-skew clock and steiner routing problems. In DAC. 508-513, June 1995.
10. A. Kapoor, N. Jayakumar, and S. P. Khatri. A novel clock distribution and dynamic de-skewing methodology. In ICCAD, pages 626-631, 2004.
11. B. Lu, J. Hu, G. Ellis, and H. Su. Process variation aware clock tree routing. In ISPD, pages 174-181, 2003.
12. B. E. Stine and D. S. B. et al. The physical and electrical effects of metal-fill patterning practices for oxide chemical-mechanical polishing processes. IEEE Transactions on Electron Devices, 45(3):665-679, March 1998.
13. J.-L. Tsai, D.-H. Baik, C. C. Chen, and K. K. Saluja. A yield improvement methodology using pre- and post-silicon statistical clock scheduling. In ICCAD, pages 611-618, 2004.
14. C. Visweswariah, K. Ravindran, K. Kalafala, S. G. Walker, and S. Narayan. First-order incremental block-based statistical timing analysis. In DAC, pages 331-336, 2004.