-
1
-
-
0025554245
-
Check Tc and min Te: Timing verification and optimal clocking of synchronous digital circuits
-
November
-
K. A. Sakallah, T. N. Mudge, and O. A. Olukotun, Check Tc and min Te: Timing verification and optimal clocking of synchronous digital circuits, ACM/IEEE International Conference on Computer Aided Design, pp.552-555, November 1990.
-
(1990)
ACM/IEEE International Conference on Computer Aided Design
, pp. 552-555
-
-
Sakallah, K.A.1
Mudge, T.N.2
Olukotun, O.A.3
-
2
-
-
0026964017
-
Identification of critical paths in circuits with level-sensitive latches
-
November
-
T. M. Burks, K. A. Sakallah, and T. N. Mudge, Identification of Critical Paths in Circuits with Level-Sensitive Latches, ACM/IEEE International Conference on Computer Aided Design, pp.137-141, November 1992.
-
(1992)
ACM/IEEE International Conference on Computer Aided Design
, pp. 137-141
-
-
Burks, T.M.1
Sakallah, K.A.2
Mudge, T.N.3
-
3
-
-
0028727340
-
A timing analysis algorithm for circuits with level-sensitive latches
-
November
-
J. Lee, D. T. Tang, and C. K. Wong, A Timing Analysis Algorithm for Circuits with Level-Sensitive Latches, ACM/IEEE International Conference on Computer Aided Design, pp.535-543, November 1994.
-
(1994)
ACM/IEEE International Conference on Computer Aided Design
, pp. 535-543
-
-
Lee, J.1
Tang, D.T.2
Wong, C.K.3
-
4
-
-
0033751554
-
Path selection for delay testing of deep sub-micron devices using statistical performance sensitivity analysis
-
April
-
J.-J. Liou, K.-T. Cheng, and D. Mukherjee, Path Selection For Delay Testing of Deep Sub-micron Devices Using Statistical Performance Sensitivity Analysis, IEEE VLSI Test Symposium, pp. 97-104, April 2000.
-
(2000)
IEEE VLSI Test Symposium
, pp. 97-104
-
-
Liou, J.-J.1
Cheng, K.-T.2
Mukherjee, D.3
-
5
-
-
0034474847
-
Path selection and pattern generation for dynamic timing analysis considering power supply noise effects
-
Nov
-
J.-J. Liou, A. Krstic, Y.-M. Jiang, and K.-T. Cheng, Path Selection and Pattern Generation for Dynamic Timing Analysis considering power supply noise effects, ACM/IEEE International Conference on Computer Aided Design, pp. 493-496, Nov 2000.
-
(2000)
ACM/IEEE International Conference on Computer Aided Design
, pp. 493-496
-
-
Liou, J.-J.1
Krstic, A.2
Jiang, Y.-M.3
Cheng, K.-T.4
-
6
-
-
0034842175
-
Fast statistical timing analysisby by probabilistic event propagation
-
June
-
J.-J. Liou, K.-T. Cheng, S. Kundu, and A. Krstic, Fast Statistical Timing Analysisby by Probabilistic Event Propagation, ACM/IEEE Design Automation Conference, pp. 661-666, June 2001.
-
(2001)
ACM/IEEE Design Automation Conference
, pp. 661-666
-
-
Liou, J.-J.1
Cheng, K.-T.2
Kundu, S.3
Krstic, A.4
-
7
-
-
18144420677
-
Statistical timing analysis using bounds
-
March
-
A. Agarwal, D. Blaauw, V. Zolotov, and S. Vrudhula, Statistical Timing Analysis using Bounds, ACM/IEEE Design, Automation and Test in Europe Conference and Exhibition, pp. 62-67, March 2003.
-
(2003)
ACM/IEEE Design, Automation and Test in Europe Conference and Exhibition
, pp. 62-67
-
-
Agarwal, A.1
Blaauw, D.2
Zolotov, V.3
Vrudhula, S.4
-
9
-
-
0346778721
-
Statistical timing analysis considering spatial correlations using a single PERT-like traversal
-
November
-
H. Chang and S. S. Sapatnekar, Statistical Timing Analysis Considering Spatial Correlations Using A Single PERT-like Traversal, ACM/IEEE International Conference on Computer Aided Design, pp.621-625, November 2003.
-
(2003)
ACM/IEEE International Conference on Computer Aided Design
, pp. 621-625
-
-
Chang, H.1
Sapatnekar, S.S.2
-
11
-
-
0001310038
-
The greatest of a finite set of random variables
-
C. E. Clark, The Greatest of a Finite Set of Random Variables, Operation Research, vol.9, pp.85-91, 1961.
-
(1961)
Operation Research
, vol.9
, pp. 85-91
-
-
Clark, C.E.1
|