Non-gaussian statistical interconnect timing analysis

Proceedings -Design, Automation and Test in Europe, DATE

Volumn 1, Issue , 2006, Pages

  Abbaspour, Soroush ^a   Fatemi, Hanif ^a   Pedram, Massoud ^a  

^a University of Southern California ^*  (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CAPACITANCE; COMPUTER AIDED SOFTWARE ENGINEERING; COMPUTER SIMULATION; ELECTRIC POWER SYSTEM INTERCONNECTION; INDUCTANCE; MONTE CARLO METHODS;

PROPAGATION DELAY; STATISTICAL INTERCONNECT TIMING ANALYSIS;

TIMING CIRCUITS;

EID: 34047104045     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/date.2006.243891     Document Type: Conference Paper

References (17)

1. R. Nassif, "Modeling and Analysis of Manufacturing Variations," CICC, pp. 223-228, 2001.
2. K. Agarwal, D. Sylvester, D. Blaauw, F. Liu, S. Nassif, S. Vrudhula, "Variational delay metrics for interconnect timing analysis," DAC, Proceedings. 41st, June 7-11, 2004 Pages:381 - 384, 2004.
3. S. Abbaspour, H. Fatemi, and M. Pedram, "VITA: Variation-aware interconnect timing analysis for symmetric and skewed sources of variation considering variational ramp input," Proc. of Great Lakes Symposium on VLSI, Apr. 2005, pp. 426-430.
4. Agarwal, A.; Dartu, F.; Blaauw, D.;"Statistical gate delay model considering multiple input switching", Design Automation Conference, 2004. Proceedings. 41st, June 7-11, 2004 Pages:658 - 663
5. Okada, K.; Yamaoka, K.; Onodera, H.; "A statistical gate-delay model considering intra-gate variability" Computer Aided Design, 2003. ICCAD-2003. 9-13 Nov. 2003 Pages:908 - 913
6. S. Abbaspour, H. Fatemi, and M. Pedram, "Parameterized block-based non-Gaussian statistical gate timing analysis," To appear in Proc. of Asia and South Pacific Design Automation Conference, Jan. 2006.
7. Visweswariah, C.; Ravindran, K.; Kalafala, K.; Walker, S.G.; Narayan, S.;"First-order incremental block-based statistical timing analysis", DAC, 2004. Proceedings. 41st, June 7-11, 2004, Pages:331 - 336
8. C. Alpert, A. Devgan, and C. Kashyap, "RC delay metrics for performance optimization," IEEE Trans. on Computer Aided Design, vol. 20, pp. 571-582.2001.
9. C. L. Ratzlaff, N. Gopal, and L. T. Pillage, "RICE: rapid interconnect circuit evaluator," Proc. of 28th ACM/IEEE Design Automation Conference, pp. 555-560, 1991
10. A. Odabasioglu, M. Celik, and L. T. Pileggi, "PRIMA; passive reduced-order interconnect macromodeling algorithm," Proceedings of ICCAD San Jose, pp. 58 - 65, 1997.
11. http://www.mathworld.com
12. P. Li, F. Liu, X. Li, L. T. Pileggi, and S. R. Nassif, "Modeling Interconnect Variability Using Efficient Parametric Model Order Reduction" Design, Automation and Test in Europe (DATE'05).
13. L. Daniel, O. Siong, L. Chay, K. Lee and J. White, "A multi-parameter moment-matching model-reduction approach for generating geometrically parameterized interconnect performance models," IEEE Trans. CAD, vol. 23, no. 5, pp 678-693, May, 2004.
14. X. Li, J. Le, P. Gopalakrishnan, and L. T. Pileggi, "Asymptotic Probability Extraction for Non-Normal Distributions of Circuit Performance," ICCAD, pp 2-9, November 2004.
15. H. Chang, V. Zolotov, C. Visweswariah, and S. Narayan, "Parameterized block-based statistical timing analysis with non-Gaussian and nonlinear parameters", DAC, pp. 71-76, June 2005.
16. J. Chern, J. Huang, L. Arledge, P. Li, and P. Yang, "Multilevel Metal Capacitance Models for CAD Design Synthesis Systems," IEEE Electron Devices Letters, pp. 32-34, Jan. 1992.
17. L. T. Pillage, R. A. Rohrer," Asymptotic waveform evaluation for timing analysis", IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, pp. 352-366, Apr. 1990.