SCOPUS 정보 검색 플랫폼

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn 2003-January, Issue , 2003, Pages 271-276

Statistical delay computation considering spatial correlations

(7) Agarwal, A a Blaauw, D a Zolotov, V b Sundareswaran, S b Zhao, Min b Gala, K b Panda, R b

a UNIVERSITY OF MICHIGAN (United States)

b MOTOROLA INC (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; DIES; INTELLIGENT SYSTEMS; PROBABILITY DISTRIBUTIONS; REGRESSION ANALYSIS;

ANALYTICAL APPROACH; HIGH-PERFORMANCE MICROPROCESSORS; LENGTH DISTRIBUTIONS; LENGTH MEASUREMENT; SPATIAL CORRELATIONS; STATIC TIMING ANALYSIS; STATISTICAL DELAYS; STATISTICAL TIMING ANALYSIS;

MONTE CARLO METHODS;

EID: 84954410406 PISSN: None EISSN: None Source Type: Conference Proceeding
DOI: 10.1109/ASPDAC.2003.1195028 Document Type: Conference Paper

Times cited : (130)

References (8)

1
- 0034474970
- Impact of systematic spatial intra-chip gate length variability on performance of high-speed digital circuits
- M. Orshansky, L. Milor, P. Chen, K. Keutzer, C. Hu, "Impact of systematic spatial intra-chip gate length variability on performance of high-speed digital circuits", ICCAD 2000, pp. 62-67.
- ICCAD 2000 , pp. 62-67
- Orshansky, M.¹ Milor, L.² Chen, P.³ Keutzer, K.⁴ Hu, C.⁵

2
- 0033719785
- A methodology for modelling the effects of systematic within-die interconnect and device variation on circuit performance
- V.Mehrotra, S.L.Sam, D.Boning, A.Chandrakasan, R.Vallishayee, S.Nassif "A methodology for modelling the effects of systematic within-die interconnect and device variation on circuit performance." DAC 2000.
- DAC 2000
- Mehrotra, V.¹ Sam, S.L.² Boning, D.³ Chandrakasan, A.⁴ Vallishayee, R.⁵ Nassif, S.⁶

3
- 0141626408
- Statistical timing analysis of combinational circuits
- S.Devadas; H.F.Jyu; K.Keutzer; S.Malik "Statistical timing analysis of combinational circuits", ICCD 1992 pp. 38-43
- ICCD 1992 , pp. 38-43
- Devadas, S.¹ Jyu, H.F.² Keutzer, K.³ Malik, S.⁴

4
- 0027987599
- Predicting circuit performance using circuit-level statistical timing analysis
- R.B. Brawhear, N. Menezes, C. Oh, L. Pillage, R. Mercer, "Predicting circuit performance using circuit-level statistical timing analysis" European Design and Test Conference, 1994.
- (1994) European Design and Test Conference
- Brawhear, R.B.¹ Menezes, N.² Oh, C.³ Pillage, L.⁴ Mercer, R.⁵

5
- 0000047083
- Statistical Delay Calculation, a Linear Time Method
- Austin, TX, December
- M. Berkelaar, "Statistical Delay Calculation, a Linear Time Method," Proceedings of TAU 97, Austin, TX, December 1997
- (1997) Proceedings of TAU 97
- Berkelaar, M.¹

6
- 0034842175
- Fast Statistical Timing Analysis By Probabilistic Event Propagation
- J.J Liou, K.T. Cheng, S. Kundu, A. Krstic, "Fast Statistical Timing Analysis By Probabilistic Event Propagation", DAC 2001
- DAC 2001
- Liou, J.J.¹ Cheng, K.T.² Kundu, S.³ Krstic, A.⁴

7
- 0036049629
- A general probabilistic framework for worst-case timing analysis
- M. Orshanshy, K. Keutzer, "A general probabilistic framework for worst-case timing analysis", Proc. DAC 2002.
- Proc. DAC 2002
- Orshanshy, M.¹ Keutzer, K.²

8
- 84949959155
- Timing Yield Estimation from Static Timing Analysis
- A. Gattiker, S.Nassif, R.Dinakar, C.Long "Timing Yield Estimation from Static Timing Analysis",Proc. ISQED 2001
- Proc. ISQED 2001
- Gattiker, A.¹ Nassif, S.² Dinakar, R.³ Long, C.⁴

* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.