Process variation robust clock tree routing

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn 1, Issue , 2005, Pages 606-611

  Lam, Wai Ching Douglas ^a   Koh, Cheng Kok ^a  

^a PURDUE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; ELECTRIC CLOCKS; FORESTRY; INTELLIGENT SYSTEMS; MONTE CARLO METHODS;

CLOCK FREQUENCY; CLOCK SKEWS; CLOCK TREE; MINIMUM FEATURE SIZES; NON-ZERO CLOCK SKEW SCHEDULING; PROCESS VARIATION;

CLOCK DISTRIBUTION NETWORKS;

EID: 33745940293     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1120725.1120974     Document Type: Conference Paper

References (18)

1. A. Agarwal, Blaauw. D., V. Zolotov, and S. Vrudhula. Computation and refinement of statistical bounds on circuit delay. In Proc. Design Automation Conf, pages 348-353, 2003.
2. K. D. Boese and A. B. Kahng. Zero-skew clock routing trees with minimum wirelength. In Proc. IEEE Int. ASIC Conf., pages 1.1.1-1.1.5, September 1992.
3. [31 H. Chang and S. Sapatnekar. Statistical timing analysis considering spatial correlations using a single pert-like traversal. In Proc. Design Automation Conf, 2003.
4. T.-H. Chao, Y.-C. Hsu Hsu, J.-M. Ho, K. D. Boese, and A. B. Kahng. Zero skew clock routing with minimum wirelength. IEEE Trans, on Circuits and Systems, 39(11):799-814, November 1992.
5. Chung-Ping Chen and D. F Wong. Optimal wire-sizing function with fringing capacitance consideration. In Proc. Design Automation Conf, pages 604-407, 1997.
6. J. Cong, A. B. Kahng, C.-K. Koh, and C.-W. A. Tsao. Bounded-skew clock and Steiner routing. ACM Trans, on Design Automation of Electronics Systems, 3(3):341-388, 1998.
7. T. H. Cormen, C. E. Leiserson, and R. L. Rivest. Introduction to Algorithms, chapter 25.5, pages 539-543. The MIT Press, 1990.
8. R. B. Deokar and S. S. Sapatnekar. A graph-theoretic approach to clock skew optimization. In Proc. IEEE Int. Symp. on Circuits and Systems, pages 407-410, 1994.
9. M. Edahiro. Minimum path-length equi-distant routing. In Proc. IEEE Asia-Pacific Conf. on Circuits and Systems, pages 41 -46, December 1992
10. M. Edahiro. A clustering-based optimization algorithm in zero-skew routing. In Proc. Design Automation Conf, pages 612-616, June 1993.
11. A. B. Kahng and C.-W. A. Tsao. Practical bounded-skew clock routing. Journal of VLSI Signal Processing (Special issue on High Performance Clock Distribution Networks), 16(2-3): 199-215, June-July 1997.
12. Y. Liu, S. Nassif, L. Pileggi, and A. Slrojwas, Impact of interconnect variations on the clock skew of a gigahertz microprocessor. In Proc. Design Automation Conf, 2000.
13. B. Lu, J. Hu, G. Ellis, and H, Su. Process variation aware clock tree routing. In International Symposium on Physical Design, pages 174-181, 2003.
14. V. Mehrotra, S. Sam, D. Boning, A. Chandrakasan, R. Vallishayee, and S. Nassif. A methodology for modeling the effects of systematic within-die interconnect and device variation on circuit performance. In Proc. Design Automation Conf, pages 172-175, 2000.
15. H. Su and S. Sapatnekar. Hybrid structured clock network construction. In Proc. Int. Conf. on Computer Aided Design, pages 333 -336,2001
16. C.-W. A. Tsao and C.-K. Koh. UST/DME: A clock tree router for general skew constraints. ACM (TODAES), 7:359-379, 2002.
17. D. Velenis, E. Friedman, and M. Papaefthymiou. A clock tree topology extraction algorithm for improving the tolerance of clock distribution networks to delay uncertainty. In Proc. IEEE Int. Symp. on Circuits and Systems, pages 4.422-4.425, May 2001.
18. J. G. Xi and W. W.-M. Dai. Useful-skew clock routing with gate sizing for low power design. In Proc. Design Automation Conf, pages 383-388, 1996.