Statistical timing analysis with two-sided constraints

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn 2005, Issue , 2005, Pages 829-836

  Heloue, Khaled R ^a   Najm, Farid N ^a  

^a UNIVERSITY OF TORONTO   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

MATHEMATICAL MODELS; STATISTICAL METHODS; SYSTEMS ANALYSIS;

STATIC TIMING ANALYSIS; TIMING CONSTRAINTS;

CONSTRAINT THEORY;

EID: 33751415873     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2005.1560178     Document Type: Conference Paper

References (15)

1. M. Eisele, J. Berthold, D. Schmitt-Landsiedel, and R. Mahnkopf. The impact of intra-die device parameter variations on path delays and on the design for yield of low voltage digital circuits. IEEE Trans. on VLSI, 5(4):360-368, December 1997.
2. A. Gattiker, S. Nassif, R. Dinakar, and C. Long. Timing yield estimation from static timing analysis. In IEEE Int'l Symp. on Quality Electronic Design, pages 437-442, San Jose, CA, March 26-28 2001.
3. K. Singhal and V. Visvanathan. Statistical device models for worst case flies and electrical test data. IEEE Trans. on Semiconductor Manufacturing, 12(4): 470-484, November 1999.
4. C. Visweswariah. Death, taxes and failing chips. In Design Automation Conf., pages 343-347, Anaheim, CA, June 2-6 2003.
5. J. A. G. Jess, K. Kalafala, W. R. Naidu, R. H. J. M. Otten, and C. Visweswariah. Statistical timing for parametric yield prediction of digital integrated circuits. In Design Automation Conf., pages 932-937, Anaheim, CA, June 2-6 2003.
6. A. Agarwal, D. Blaauw, V. Zolotov, and S. Vrudhula. Computation and refinement of statistical bounds on circuit delay. In Design Automation Conf., pages 348-353, Anaheim, CA, June 2-6 2003.
7. A. Devgan and C. Kashyap. Block-based static timing analysis with uncertainty. In IEEE/ACM In'l Conf. on Computer-Aided Design, pages 607-614, San Jose, CA, November 9-13 2003.
8. S. Bhardwaj, S. B.K. Vrudhula, and D. Blaauw. tau: Timing analysis under uncertainty. In IEEE/ACM Int'l Conf. on Computer-Aided Design, pages 615-620, San Jose, CA, November 9-13 2003.
9. H. Chang and S. S. Sapatnekar. Statistical timing analysis considering spatial correlations using a single PERT-like traversal. In IEEE/ACM Int'l Con/, on Computer-Aided Design, pages 621-625, San Jose, CA, November 9-13 2003.
10. A. Agarwal, D. Blaauw, and V. Zolotov. Statistical timing analysis for intra-die process variations with spatial correlations. In IEEE/ACM Int'l Conference on Computer-Aided Design, pages 900-907, San Jose, CA, November 9-13 2003.
11. F. Najm and N. Menezes. Statistical timing analysis based on a timing yield model. In Design Automation Conference, pages 460-465, San Diego, CA, June 7-11 2004.
12. K. A. Bowman and J. D. Meindl. Impact of within-die parameter fluctuations on future maximum clock frequency distributions. In IEEE Custom Integrated Circuits Conf., pages 229-232, 2001.
13. S. G. Duvall. Statistical circuit modeling and optimization. In Int'l Workshop on Statistical Metrology, pages 56-63, June 2000.
14. Y. L. Tong. The multivariate normal distribution. Springer-Verlag, New York, NY, 1990.
15. A. Papoulis. Probability, Random Variables, and Stochastic Processes. McGraw-Hill, New York, NY, 2nd edition, 1984.