Parameterized block-based non-gaussian statistical gate timing analysis

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn 2006, Issue , 2006, Pages 947-952

  Abbaspour, Soroush ^a   Fatemi, Hanif ^a   Pedram, Massoud ^a  

^a University of Southern California ^*  (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CAPACITANCE; COMPUTER SIMULATION; ELECTRIC WIRE; MATHEMATICAL MODELS; MONTE CARLO METHODS; PARAMETER ESTIMATION; STATISTICAL METHODS; TIME DOMAIN ANALYSIS;

STATISTICAL GATE TIMING LIBRARY; STATISTICAL INPUT TRANSITION; STATISTICAL TIMING ANALYSIS; WIRE VARIABILITY;

DIGITAL INTEGRATED CIRCUITS;

EID: 33748615408     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1118299.1118512     Document Type: Conference Paper

References (13)

1. S. Nassif, "Modeling and Analysis of Manufacturing Variations," CICC, 2001, pp. 223-228.
2. C. Visweswariah, K. Ravindran, K. Kalafala, S.G. Walker, S. Narayan, "First-order incremental block-based statistical timing analysis," DAC, 2004, pp. 331-336.
3. H. Chang, V. Zolotov, S. Narayan, and C. Visweswariah "Parameterized Block-Based Statistical Timing Analysis with Non-Gaussian and Non-Linear Parameters," Int'l Workshop on Timing Issues (TAU), 2005.
4. Y. Liu, L. T. Pileggi, and A. J. Strojwas, "Model Order Reduction of RC(L) Interconnect Including Variational Analysis," DAC, 1999, pp. 201-206.
5. J.D. MA and R.A. Rutenbar, "Interval-Valued Reduced Order Statistical Interconnect Modeling," ICCAD, 2004, pp. 460-467.
6. K. Agarwal, D. Sylvester, D. Blaauw, F. Liu, S. Nassif, and S. Vrudhula, "Variational delay metrics for interconnect timing analysis," DAC, 2004 pp. 381-384.
7. A. Agarwal, F. Dartu, D.Blaauw, "Statistical Gate Delay Model Considering Multiple Input Switching," DAC, 2004, pp. 658-663.
8. K. Okada, K. Yamaoka, and H. Onodera, "A statistical gate-delay model considering intra-gate variability" ICCAD, 2003, pp. 908-913.
9. V. Mehrotra, S. Nassif, D. Boning, and J. Chung, "Modeling the Effects of Manufacturing Variation on High-Speed Microprocessor Interconnect Performance," IEEE Electron Devices Meetings, 1998, pp. 767-770.
10. P.R. O'Brien and T. L. Savarino, "Modeling the Driving-Point Characteristics of Resistive Interconnect for Accurate Delay Estimation," ICCAD, 1989, pp.512-515.
11. A.B. Kahng, S. Muddu, "Improved effective capacitance computations for use in logic and layout optimization," VLSI Design, 1999, pp. 578-582.
12. F. Dartu, N. Menezes, and L. Pillegi, "Performance Computation for Precharacterized Gates with RC Loads," IEEE Trans. On Computer Aided Design 15(5):544-533, 1996.
13. S. Abbaspour, M. Pedram, "Calculating the Effective Capacitance for the RC Interconnect in VDSM Technologies," ASPDAC, 2003.