An efficient algorithm for statistical minimization of total power under timing yield constraints

Proceedings - Design Automation Conference

Volumn , Issue , 2005, Pages 309-314

  Mani, Murari ^a   Devgan, Anirudh ^b   Orshansky, Michael ^a  

^a UNIVERSITY OF TEXAS AT AUSTIN   (United States)

^b MAGMA DESIGN AUTOMATION   (United States)

Author keywords

Leakage; Manufacturability; Statistical optimization

Indexed keywords

ALGORITHMS; BENCHMARKING; OPTIMIZATION; PROBABILITY DISTRIBUTIONS; PROBLEM SOLVING; STATISTICAL METHODS; THRESHOLD VOLTAGE;

LEAKAGE; MANUFACTURABILITY; STATISTICAL OPTIMIZATION;

CONSTRAINT THEORY;

EID: 27944441297     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/dac.2005.193823     Document Type: Conference Paper

References (25)

1. C. Visweswariah, "Death, taxes and failing chips," Proc. of DAC 2003, pp. 343-347.
2. Y. Taur et al., "CMOS scaling into the nanometer regime," Proc. of the IEEE, no. 4, 1997, pp. 486-504.
3. R. Brodersen et al., "Methods for True Power Minimization," in Proc. of ICCAD, 2002, pp. 35-40.
4. S. Borkar et al., "Parameter variation and impact on Circuits and Microarchitecture," Proc. of DAC, 2003, pp. 338-342.
5. S. Sirichotiyakul et al., "Stand-by power minimization through simultaneous threshold voltage selection and circuit sizing," Proc. of DAC, 1999, pp. 436-441.
6. th technology," Proc. of ICCAD, 1998, pp. 490-496.
7. D. Nguyen et al., "Minimization of dynamic and static power through joint assignment of threshold voltages and sizing optimization," Proc. of lSLPED, 2003, pp. 158-163.
8. H. Chang and S. Sapatnekar, "Statistical timing analysis considering spatial correlations using a single PERT-like traversal," Proc. of ICCAD, 2003, pp. 621-625.
9. X. Bai et al., "Uncertainty aware circuit optimization," Proc. of DAC, 2002, pp. 58 - 63.
10. S. Raj et al., "A methodology to Improve Timing Yield," Proc. of DAC, 2004, pp. 448-453.
11. th and sizing," Proc. of DAC, June 7-11, 2004 pp. 773-778.
12. E. Jacobs and M. Berkelaar, "Gate sizing using a statistical delay model," Proc. of DAC, 2000, pp. 283-290.
13. P. Seung et al., "Novel sizing algorithm for yield improvement under process variation in nanometer technology", Proc. of DAC, 2004, June 7-11, 2004, pp. 454 - 459.
14. M. Mani and M. Orshansky, "A new statistical optimization algorithm for gate sizing," Proc. of lCCD, 2004, pp. 272 - 277.
15. J. Fishburn and A. Dunlop, "TILOS: A Posynomial Programming Approach to Transistor Sizing," Proc. of ICCAD, 1985, pp. 326-328.
16. D. Markovic et al., "Methods for true energy-performance optimization," J. of Solid-Stale Circuits, 2004, pp. 1282- 1293.
17. V. Sundararajan et al., "Fast and Exact Transistor sizing Based on Iterative Relaxation," IEEE Trans, on CAD, vol. 21, 2002, pp.568-581.
18. J. Kao et al. "Subthreshold Leakage Modeling and Reduction Techniques," Proc. of ICCAD, 2002, pp. 141-149.
19. C. Chatfield, Introduction to Multivariate analysis, Chapman and Hall, 1980.
20. S. Boyd, L. Vandenberghe, Convex Optimization, Cambridge, 2004.
21. Kim et al., "A Heuristic for Optimizing Stochastic Activity Networks with Applications to Statistical Circuit Sizing", preprint.
22. A. Prekopa, Stochastic Programming, Kluwer Academic, 1995
23. http://www.mosek.com/documentation.html#manuals
24. Y. Cao et al., "New paradigm of predictive MOSFET and interconnect modeling for early circuit design," Proc. of IEEE CICC, 2000, pp. 201-204.
25. M. Pelgrom et al. Matching Properties of MOS Transistors, IEEE Journal of Solid-State Circuits, vol. 24, 1989, pp. 1433-1440.