A probabilistic approach to buffer insertion

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers

Volumn , Issue , 2003, Pages 560-567

  Khandelwal, Vishal ^a   Davoodi, Azadeh ^a   Nanavati, Akash ^b   Srivastava, Ankur ^a  

^a UNIVERSITY OF MARYLAND   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; BUFFER CIRCUITS; COMPUTATIONAL METHODS; ERROR ANALYSIS; OPTIMIZATION; PROBABILITY DISTRIBUTIONS; PROBLEM SOLVING;

BUFFER INSERTION; DESIGN AUTOMATION;

COMPUTER AIDED DESIGN;

EID: 0346148447     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/iccad.2003.159738     Document Type: Conference Paper

References (15)

1. A. Agarwal et al. "Computation and Refinement of Statistical Bounds on Circuit Delay". In Proc. Design Automation Conference, June 2003.
2. A. Davoodi and A. Srivastava. "Voltage Scheduling Under Unpredictabilities: A Risk Management Paradigm". In To appear in ACM/IEEE Int'l Symposium on Low Power Electronics and Design, August 2003.
3. A. Srivastava and Majid Sarrafzadeh. "Exact Algorithm for Modifying Buffer Trees Using Buffer Duplication in a Delay Optimization Perspective". In International Workshop on Logic Synthesis, 2001.
4. A. Srivastava and Majid Sarrafzadeh. "Predictability: Definition, Analysis and Optimization". In Procs of International Conference on Computer Aided Design, Nov. 2002.
5. C. Visweswariah. "Death, Taxes and Failing Chips". In Proc. of Design Automation Conference, June 2003.
6. G. Tellez and Majid Sarrafzadeh. "Clock Period Constrained Minimal Buffer Insertion in Clock Trees". In Proceedings of the International Conference on Computer-Aided Design, 1994.
7. M.R. Garey and D.S. Johnson. Computers and Intractability, A guide to the theory of NP Completeness. W.H. Freeman and Company, New York, 1979.
8. J. Hu, Sachin Sapatnekar. "Simultaneous Buffer Insertion and Non-Hanan Optimization for VLSI Interconnect under a Higher Order AWE Model". In Proceedings of the ACM International Symposium on Physical Design, 1999.
9. J.D. Cho and Majid Sarrafzadeh. "A Buffer Redistribution Algorithm for High-Speed Clock Routing". In Proceedings of 1993 IEEE Design Automation Conference, 1993.
10. A. Srivastava E. Kursun and M. Sarrafzadeh. "Predictability Driven Binding: Methodologies and Tradeoffs". In Journal of Circuits, Systems and Computers, Special Issue on Low Power IC Designs, 2002.
11. L.P.P.P. van Ginneken. "Buffer Placement in Distributed RC-tree Networks for Minimal Elmore Delay". In Proc of International Symposium on Circuits and Systems, pages 865-868, December 1990.
12. S. Arora. "The Approximability of NP-Hard Problems". In ACM STOC, 1998.
13. S. Borkar et al. "Parameter Variations and Impact on Circuits and Microarchitecture". In Proc. Design Automation Conference, June 2003.
14. W.C. Elmore. "The Transient Analysis of Damped Linear Networks with Particular Regard to Wideband Amplifiers". In Journal of Applied Physics, vol. 19(1), 1948.
15. Yanbin Jiang, Sachin Sapatnekar et al. "Combined Transistor Sizing with Buffer Insertion for Timing Optimization". In Proceedings of the IEEE Custom Integrated Circuits Conference, 1998.