Circuit optimization using statistical static timing analysis

Proceedings - Design Automation Conference

Volumn , Issue , 2005, Pages 321-324

  Agarwal, Aseem ^a   Chopra, Kaviraj ^a   Blaauw, David ^a   Zolotov, Vladimir ^b  

^a UNIVERSITY OF MICHIGAN   (United States)

^b IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

Algorithms; Optimization; Performance; Reliability

Indexed keywords

ALGORITHMS; APPLICATION SPECIFIC INTEGRATED CIRCUITS; HEURISTIC METHODS; OPTIMIZATION; RELIABILITY; STATISTICAL METHODS;

CIRCUIT OPTIMIZATION; SENSITIVITY COMPUTATION; STATIC TIMING ANALYSIS;

TIMING CIRCUITS;

EID: 27944476890     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/dac.2005.193825     Document Type: Conference Paper

References (12)

1. S. Nassif, "Delay Variability: Sources, Impacts and Trends," Proceedings of ISSCC, 2000.
2. A. Agarwal, D. Blaauw, V. Zolotov, S. Vrudhula, "Computation and Refinement of Statistical Bounds on Circuit Delay," DAC 2003.
3. A. Devgan, C. Kashyap, "Block-based Static Timing Analysis with Uncertainty," ICCAD 2003, pp.607-614.
4. H. Chang, S. Sapatnekar, "Statistical Timing Analysis Considering Spatial Correlations using a Single Pert-like Traversal," ICCAD'03.
5. H. Hashimoto, H. Onodera. "Increase in delay uncertainty by performance optimization", ISCAS 2001, pp. 379-382.
6. X. Bai, C. Visweswariah, P. N. Strenski, and D. J. Hathaway. "Uncertainty-aware circuit optimization", DAC 2002, pp. 58-63
7. E.T.A.F. Jacobs, M.R.C.M Berkelaar. "Gate sizing using a statistical delay model", DATE 2000, pp. 283-289.
8. S. Raj, S. Vrudhula, J. Wang. "A methodology to improve timing yield in the presence of process variations", DAC 2004.
9. A. Agarwal, K. Chopra, D. Blaauw, "Statistical Timing Based Optimization using Gate Sizing", DATE 2005.
10. K. Bowman et. al., "Impact of die-to-die and within-die Parameter Fluctuations on the Maximum Clock Frequency Distribution for Gigascale Integration," IEEE J. Solid-State Circuit, Feb 2002.
11. Personal communication, Kerry Bernstein, IBM Corp, Burlington, VT.
12. F. Brglez, H.Fujiwara, "A Neutral Netlist of 10 Combinatorial Benchmark Circuits", Proc. ISCAS, 1985, pp.695-698.