Statistical timing analysis using levelized covariance propagation

Proceedings -Design, Automation and Test in Europe, DATE '05

Volumn II, Issue , 2005, Pages 764-769

  Kang, Kunhyuk ^a   Paul, Bipul C ^a   Roy, Kaushik ^a  

^a Purdue University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; CORRELATION METHODS; INTEGRATED CIRCUITS; MONTE CARLO METHODS; NANOTECHNOLOGY; STATISTICAL METHODS; THRESHOLD VOLTAGE;

LEVELIZED COVARIANCE PROPAGATION (LCP); NANO-SCALE INTEGRATED CIRCUITS; PROCESS PARAMETERS; STATISTICAL TIMING ANALYSIS;

SCHEDULING;

EID: 33646912201     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2005.279     Document Type: Conference Paper

References (15)

1. Berkeley Predictive Transistor Model. http://www-device.eecs.berkeley. edu/ptm.
2. A. Agarwal, D. Blaauw, V. Zolotov, S. Sundareswaran, M. Zhao, K. Gala, and R. Panda. Path-Based Statistical Timing Analysis Considering Inter- and Intra-Die Correlations. In Proc. of TAU, 2002.
3. A. Agarwal, D. Blaauw, V. Zolotov, and S. Vrudhula. Computation and refinement of statistical bounds on circuit delay. In DAC. 2003.
4. S. Borkar, T. Karnik, S. Narendra, J. Tschanz, A. Keshavarzi, and V. De. Parameter variations and impact on circuits and microarchitecture. In Design Automation Conference, pages 338-342, 2003.
5. K. A. Bowman, S. G. Duvall, and J. D. Meindl. Impact of Die-to-Die and Within-Die Parameter Fluctuations on the Maximum Clock Frequency Distribution for Gigascale Integration. IEEE Journal of Solid-State Circuits, 37(2):183-190, 2002.
6. H. Chang and S. S. Sapatnekar. Statistical Timing Analysis Considering Spatial Correlations using a Single PERT-like Traversal. In ICCAD. pages 621-625, 2003.
7. C. E. Clark. The Greatest of a Finite Set of Random Variables, volume 9. Operations Research, 1961.
8. A. Devgan and C. Kashyap. Block-based Static Timing Analysis with Uncertainty. In ICCAD, pages 607-614, 2003.
9. R. B. Hitchcock. Timing verification and the timing analysis problem. In ACM Design Automation Conference, pages 594-604, 1982.
10. J. Le, X. Li, and L. T. Pileggi. STAG: Statistical Timing Analysis with Correlation. In DAC. pages 343-348, 2004.
11. S. R. Nassif. Modeling and Analysis of Manufacturing Variations, In Custom Integrated Circuits Conference, pages 223-228, 2001.
12. T. Sakurai and R. Newton. Delay analysis of series-connected MOSFET circuits. IEEE JSSC, pages 122-131, 1991.
13. Y. Taur and T. H. Ning. Fundamentals of Modern VLSI Devices. Cambridge University Press, 1998.
14. C. Visweswariah. Death, taxes and failing chips. In Design Automation Conference, pages 343-347, 2003.
15. C. Visweswariah. K. Ravindran, K. Kalafala. S. G. Walker, and S. Narayan. First-order Incremental Block-Based Statistical Timing Analysis. In Design Automation Conference, pages 331-336, 2004.