Block-based Static Timing Analysis with Uncertainty

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers

Volumn , Issue , 2003, Pages 607-614

  Devgan, Anirudh ^a   Kashyap, Chandramouli ^b  

^a IBM AUSTIN RESEARCH LABORATORY   (United States)

^b IBM MICROELECTRONICS   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BENCHMARKING; COMPUTATIONAL COMPLEXITY; GATEWAYS (COMPUTER NETWORKS); MICROPROCESSOR CHIPS; OPTICAL INTERCONNECTS; OPTIMIZATION; PIECEWISE LINEAR TECHNIQUES; PROBABILITY DENSITY FUNCTION; STATISTICAL PROCESS CONTROL; STATISTICAL TESTS; WAVEFORM ANALYSIS;

CUMULATIVE DENSITY FUNCTIONS (CDF); STATISTICAL TIMING;

DIGITAL INTEGRATED CIRCUITS;

EID: 0348040110     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/iccad.2003.159744     Document Type: Conference Paper

References (17)

1. R. B. Hitchcock, "Timing verification and the timing analysis problem", ACM Design Automation Conference, pp. 594-604, 1982.
2. N. Jouppi, "Timing Analysis for nMOS VLSI", ACM Design Automation Conference, 1983, pp. 411-418.
3. F. Najm, R. Burch, P. Yang, I. Hajj, "Probabilistic simulation for reliability analysis of CMOS VLSI Circuits," IEEE Trans, on CAD, April 1990.
4. S. Devadas, H. Jyu, K. Keutzer, S. Malik, "Statistical timing analysis of combinational circuits, IEEE ICCD conference, 1992.
5. H. Jyu, S. Malik, "Statistical timing optimization of combinational circuits, IEEE ICCD conference, 1993.
6. R. B. Brawhear, et. al, "Predicting circuit performance using circuit-level statistical timing analysis", European Design and Test Conference, 1994.
7. M. Berkelaar, "Statistical Delay Calculation: a Linear Time Method," Proceedings of TAU, 1997.
8. E. Jacobs and M. Berkelaar, "Gate sizing using a statistical delay model", Europen Design and Test Conference, 2000.
9. R. Lin and M. Wu, "A new statistical approach to timing analysis of VLSI cricuits", Proc. International Conference of VLSI Design, 1998.
10. S. Tongsima, et al, "Optimizing circuits with confidence probability using probabilistic retiming", Proceedings of ISCAS, 1998.
11. J.J. Liou,et al, "Fast Statistical Timing Analysis by Probabilistic Event Propagation", ACM Design Automation Conference, 2001.
12. J.J. Liou,et al, "False path aware statistical timing analysis and efficient path selection for delay testing and timing validation", ACM Design Automation Conference, 2002.
13. M. Orshansky and K. Keutzer, "A general probabilistic framework for worst-case timing analysis, ACM Design Automation Conference, 2002.
14. A. Gattiker, S. Nassif, R. Dinaker, C. Long, "Timing yield estimation from static timing analysis," Proceedings ISQED, 2001.
15. X. Bai, C. Visweswariah, P. Strenski, D. Hathaway, "Uncertainty-aware circuit optimization", ACM Design Automation Conference, 2002.
16. A. Agarwal, V, Zolotov, D. Blaauw, S. Vrudhula, "Statistical Timing Analysis using Bounds and Selective Enumeration," Proceedings of TAU, 2002.
17. J. A. Jess, et al, "Statistical Timing for Parametric Yield Prediction of Digital Integrated Circuits," Proceedings of ACM Design Automation Conference, 2003.