-
1
-
-
0036907334
-
Repeater insertion and wire sizing optimization for throughput-centric vlsi global interconnects
-
H. Shah, P. Shin, B. Bell, M. Alaredge, N. Sopory, and J. Davis, "Repeater insertion and wire sizing optimization for throughput-centric vlsi global interconnects," IEEE/ACM International Conference on Computer Aided Design(ICCAD 2002), pp. 280-284, 2002.
-
(2002)
IEEE/ACM International Conference on Computer Aided Design(ICCAD 2002)
, pp. 280-284
-
-
Shah, H.1
Shin, P.2
Bell, B.3
Alaredge, M.4
Sopory, N.5
Davis, J.6
-
2
-
-
0036866915
-
A power-optimal repeater insertion methodology for global interconnects in nanometer designs
-
Nov
-
K. Banerjee and A. Mehrotra, "A power-optimal repeater insertion methodology for global interconnects in nanometer designs," IEEE Transactions on Electron Devices, vol. 49, no. 11, pp. 2001 -2007, Nov 2002.
-
(2002)
IEEE Transactions on Electron Devices
, vol.49
, Issue.11
, pp. 2001-2007
-
-
Banerjee, K.1
Mehrotra, A.2
-
4
-
-
23044525393
-
Closed form solutions to simultaneous buffer insertion/sizing and wire sizing
-
July
-
C. Chu and D. F. Wong, "Closed form solutions to simultaneous buffer insertion/sizing and wire sizing," ACM Transactions on Design Automation of Electronic Systems (TODAES), vol. 6, no. 3, pp. 343-371, July 2001.
-
(2001)
ACM Transactions on Design Automation of Electronic Systems (TODAES)
, vol.6
, Issue.3
, pp. 343-371
-
-
Chu, C.1
Wong, D.F.2
-
7
-
-
0010821514
-
Flip-flop and repeater insertion for early interconnect planning
-
2002, March
-
R. Lu, G. Zhong, C. K. Koh, and K. Y. Chao, "Flip-flop and repeater insertion for early interconnect planning," Proceedings of Design, Automation and Test in Europe Conference and Exhibition, 2002, pp. 690 -695, March 2002.
-
(2002)
Proceedings of Design, Automation and Test in Europe Conference and Exhibition
, pp. 690-695
-
-
Lu, R.1
Zhong, G.2
Koh, C.K.3
Chao, K.Y.4
-
9
-
-
4444252394
-
Performance optimization of single-phase level sensitive circuits using time borrowing and non-zero clock skew
-
Dec
-
B. Taskin and I. S. Kourtev, "Performance optimization of single-phase level sensitive circuits using time borrowing and non-zero clock skew," TAU 2002, Dec 2002.
-
(2002)
TAU 2002
-
-
Taskin, B.1
Kourtev, I.S.2
-
10
-
-
0034842175
-
Fast statistical timing analysis by probabilistic event propagation
-
June
-
J. J. Liou, K. T. Cheng, S. Kundu, and A. Krstic, "Fast statistical timing analysis by probabilistic event propagation," Design Automation Conference, Proceedings, pp. 661-666, June 2001.
-
(2001)
Design Automation Conference, Proceedings
, pp. 661-666
-
-
Liou, J.J.1
Cheng, K.T.2
Kundu, S.3
Krstic, A.4
-
11
-
-
84954437245
-
Experience in critical path selection for deep sub-micron delay test and timing validation
-
Jan
-
J. J. Liou, C. L. Wang, A. Krstic, and K. T. Cheng, "Experience in critical path selection for deep sub-micron delay test and timing validation," Design Automation Conference, 2003. Proceedings of the ASP-DAC 2003. Asia and South Pacific, pp. 751-756, Jan 2003.
-
(2003)
Design Automation Conference, 2003. Proceedings of the ASP-DAC 2003. Asia and South Pacific
, pp. 751-756
-
-
Liou, J.J.1
Wang, C.L.2
Krstic, A.3
Cheng, K.T.4
-
12
-
-
0141852377
-
Statistical timing analysis using bounds and selective enumeration
-
Sept
-
A. Agarwal, V. Zolotov, and D. Blaauw, "Statistical timing analysis using bounds and selective enumeration," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 22, no. 9, pp. 1243 -1260, Sept 2003.
-
(2003)
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
, vol.22
, Issue.9
, pp. 1243-1260
-
-
Agarwal, A.1
Zolotov, V.2
Blaauw, D.3
-
13
-
-
0033752199
-
Timing analysis of combinational circuits including capacitive coupling and statistical process variation
-
May
-
B. Choi and D. Walker, "Timing analysis of combinational circuits including capacitive coupling and statistical process variation," VLSI Test Symposium, 2000. Proceedings. 18th IEEE, pp. 49-54, May 2000.
-
(2000)
VLSI Test Symposium, 2000. Proceedings. 18th IEEE
, pp. 49-54
-
-
Choi, B.1
Walker, D.2
-
14
-
-
0027614893
-
Statistical timing analysis of combinational logic circuits
-
June
-
H. Jyu, S. Malik, S. Devadas, and K. Keutzer, "Statistical timing analysis of combinational logic circuits," Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, vol. 1, no. 2, pp. 126-137, June 1993.
-
(1993)
Very Large Scale Integration (VLSI) Systems, IEEE Transactions on
, vol.1
, Issue.2
, pp. 126-137
-
-
Jyu, H.1
Malik, S.2
Devadas, S.3
Keutzer, K.4
-
15
-
-
0031703206
-
A new statistical approach to timing analysis of vlsi circuits
-
Jan
-
R.-B. Lin and M.-C. Wu, "A new statistical approach to timing analysis of vlsi circuits," VLSI Design, 1998. Proceedings., 1998 Eleventh International Conference on, pp. 507 -513, Jan 1998.
-
(1998)
VLSI Design, 1998. Proceedings., 1998 Eleventh International Conference on
, pp. 507-513
-
-
Lin, R.-B.1
Wu, M.-C.2
-
16
-
-
0027987599
-
Predicting circuit performance using circuit-level statistical timing analysis
-
Mar
-
R. Brawhear, N. Menezes, C. Oh, L. Pillage, and M. Mercer, "Predicting circuit performance using circuit-level statistical timing analysis," European Design and Test Conference, 1994. EDAC, The European Conference on Design Automation. ETC European Test Conference. EUROASIC, The European Event in ASIC Design, Proceedings., pp. 332-337, Mar 1994.
-
(1994)
European Design and Test Conference, 1994. EDAC, the European Conference on Design Automation. ETC European Test Conference. EUROASIC, the European Event in ASIC Design, Proceedings
, pp. 332-337
-
-
Brawhear, R.1
Menezes, N.2
Oh, C.3
Pillage, L.4
Mercer, M.5
-
17
-
-
0347409182
-
τau: Timing analysis under uncertainty
-
Nov
-
S. Bhardwaj, S. B. Vrudhula, and D. Blaauw, "τau: Timing analysis under uncertainty," ICCAD'03, pp. 615-620, Nov 2003.
-
(2003)
ICCAD'03
, pp. 615-620
-
-
Bhardwaj, S.1
Vrudhula, S.B.2
Blaauw, D.3
-
18
-
-
0346778721
-
Statistical timing analysis considering spatial correlations using a single pert-like traversal
-
Nov
-
H. Chang and S. S. Sapatnekar, "Statistical timing analysis considering spatial correlations using a single pert-like traversal," ICCAD'03, pp. 621-625, Nov 2003.
-
(2003)
ICCAD'03
, pp. 621-625
-
-
Chang, H.1
Sapatnekar, S.S.2
-
19
-
-
0348040110
-
Block-based static timing analysis with uncertainty
-
Nov
-
A. Devgan and C. Kashyap, "Block-based static timing analysis with uncertainty," ICCAD'03, pp. 607-614, Nov 2003.
-
(2003)
ICCAD'03
, pp. 607-614
-
-
Devgan, A.1
Kashyap, C.2
-
20
-
-
0035505541
-
A multigigahertz clocking scheme for the pentium(r) 4 microprocessor
-
Nov.
-
N. Kurd, J. Barkatullah, R. Dizon, T. Fletcher, and P. Madland, "A multigigahertz clocking scheme for the pentium(r) 4 microprocessor," IEEE Journal of Solid-State Circuits, vol. 36, no. 11, pp. 1647 -1653, Nov. 2001.
-
(2001)
IEEE Journal of Solid-State Circuits
, vol.36
, Issue.11
, pp. 1647-1653
-
-
Kurd, N.1
Barkatullah, J.2
Dizon, R.3
Fletcher, T.4
Madland, P.5
|