Vertical 3D Memory Technologies

Vertical 3D Memory Technologies

Volumn 9781118760512, Issue , 2014, Pages 1-351

  Prince, Betty ^a  

^a Memory Strategies International   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRONICS INDUSTRY; ELECTRONICS PACKAGING; FLASH MEMORY; INTEGRATED CIRCUIT MANUFACTURE; REVIEWS; THREE DIMENSIONAL INTEGRATED CIRCUITS;

3-D MEMORY TECHNOLOGY; CROSS-POINT ARRAY; GATE-ALL-AROUND; INDIVIDUAL SYSTEMS; SMALL FOOTPRINTS; THROUGH-SILICON-VIA; VERTICAL CHANNELS; VERTICAL STACKS;

RANDOM ACCESS STORAGE;

EID: 84924566218     PISSN: None     EISSN: None     Source Type: Book    
DOI: 10.1002/9781118760475     Document Type: Book

References (361)

1. Moore, G. (1965) Cramming more components onto integrated circuits. Electronics, 38(8), 114.
2. Bohr, M. (December 2011) The evolution of scaling from the homogeneous era to the heterogeneous era. IEDM.
3. Chandrasekaran,N. (December2013) Challenges in3Dmemorymanufacturingandprocess integration(Micron).IEDM.
4. Chang, L. et al. (June 2005) Stable SRAM cell design for the 32 nm node and beyond, (IBM). VLSI Technology Symposium.
5. Prince, B. (1995) Semiconductor Memories: A Handbook of Design, Manufacture, and Application, 2nd edn, John Wiley & Sons, Ltd.
6. Ikeda, S. et al. (December 1988) A polysilicon transistor technology for large capacity SRAMs, (Hitachi). IEDM.
7. Hu, W. et al. (February 2013) Godson-3B1500: A 32 nm 1.35GHz 40W 172.8 GFLOPS 8-core processor, (Chinese Academy of Science, Loongson Technology). ISSCC.
8. Huang, X. et al. (December 1999) Sub 50-nm FinFET: PMOS, (University of California, Berkeley, Lawrence Berkeley National Laboratory). IEDM, p. 67.
9. 2 6TSRAM cell and advanced CMOS logic circuits, (Texas Instruments, Philips, IMEC). VLSI Technology Symposium.
10. Prince, B. (1999) High Performance Memories, John Wiley & Sons, Ltd, Figure 6.45, p. 186.
11. Yanagawa, Y., Sekiguchi, T., Kotabe, A. et al. (June 2011) In-substrate-bitline sense amplifier with array-noisegating scheme for low-noise 4F2 DRAM array operable at 10 fF cell capacitance, (Hitachi). VLSI Circuits Symposium.
12. Agarwal, K., Hayes, J., Berth, J. et al. (June 2010) In-situ measurement of variability in 45-nm SOI embedded DRAM arrays, (IBM). VLSI Circuits Symposium.
13. TM 32MB on-chip L3 cache, (IBM). ISSCC.
14. Barth, J. et al. (2011) A 45 nm SOI embedded DRAM macro for the POWER7TM processor 32 MByte on-chip L3 cache, (IBM). IEEE Journal of Solid-State Circuits, 46(1), 64.
15. Iyer, S.S. et al. (2005) Embedded DRAM: Technology platform for the Blue Gene/L chip. IBM Journal of Research and Development, 49(2.3), 333.
16. Frohman-Bentchkowsky, D. (1971) Memory behavior in a floating-gate avalanche -injection MOS (FAMOS) structure, (Intel). Applied Physics Letters, 18(8), 332.
17. Masuoka, F., Asano, M., Iwahashi, H. et al. (December 1984) A new flash E2PROM cell using triple polysilicon technology, (Toshiba). IEDM.
18. Prince, B. (2002) Emerging Memories Technologies and Trends, Kluver Academic Publishers.
19. Frohman-Bentchkowsky, D. (1969) An integrated metal-nitride-oxide-silicon (MNOS) memory, (Fairchild Semiconductor). Proceedings of the IEEE, 57(6), 1190.
20. Prince, B. and Due-Gunderson, G. (1983) Semiconductor Memories, John Wiley & Sons, Ltd.
21. Kamigaki, Y. et al. (1989) Yield and reliability of MNOS EEPROM products, (Hitachi). IEEE Journal of Solid-State Circuits, 24(6), 1714.
22. Suzuki, E., Hiraishi, H., Ishii, Kenichi, and Hayashi, Y. (1983) A low-voltage alterable EEPROM with metaloxide- nitride-oxide-semiconductor (MONOS) structures, (Electrotechnical Laboratory Ibaraki Japan, Citizen Watch Co.). IEEE Transactions on Education, ED-30(2), 122.
23. Tanaka, T., Tanikawa, H., Yamaki, T., and Umeboto, Y. (June 2003) A 512kB MONOS type flash memory module embedded in a microcontroller, (Hitachi). VLSI Technology Symposium.
24. Kono, T. et al. (2014) 40-nm embedded split-gate MONOS (SG-MONOS) flash macros for automotive with 160-MHz random access for code and endurance over 10 M cycles for data at the junction temperature of 170 °C, (Renesas). IEEE Journal of Solid-State Circuits, 49(1), 154.
25. Spansion (2009) Spansion Launches MirrorBit(R) SPI Multi-I/O Flash Memory with Up to 40 MB/s Read Performance. Press release, May 20.
26. Jung, S.-M. (December 2006) Three dimensionally stacked NAND flash memory technology using stacking single crystal Si layers on ILD and TANOS structure for beyond 30 nm node, (Samsung). IEDM.
27. Renesas (2014) RH850 Family (Automotive Only), http://www.renesas.com/products/mpumcu/rh850 (accessed 14 May 2014).
28. Masuoka, F., Momodomi, M., Iwata, Y., and Shirota, R. (December 1987) New ultra high density EPROM and flash EEPORM with NAND structure cell, (Toshiba). IEDM.
29. Quader, K.N. (20 May 2012) Flash memory at a cross-road: Challenges & opportunities, (SanDisk). IMW.
30. Hosomi, M. et al. (December 2005) A novel nonvolatile memory with spin torque transfer magnetization switching: Spin RAM, (Sony). IEDM.
31. Tabrizi, F. (2007) Taking Hold of Embedded Memory Management, (Grandis). EE Times (April 23).
32. Xuan, P. et al. (December 2003) FinFET SONOS flash memory for embedded applications, (University of California Berkeley, Lawrence Berkley National Laboratory). IEDM.
33. Oh, C.W. et al. (December 2004) Damascene gate FinFET SONOS memory implemented on bulk silicon wafer, (Samsung). IEDM.
34. Cho, B.S. et al. (June 2005) Hf-silicate inter-poly dielectric technology for sub 70 um body tied FinFET flash memory, (Samsung). VLSI Technology Symposium.
35. Hwang, J.R. et al. (December 2005) 20 nm gate bulk-FinFET SONOS flash, (TSMC, National Chiao Tung University). IEDM.
36. Lee, J.J. et al. (March 2006) Retention reliability of FinFET SONOS device, (Samsung). IRPS.
37. Sung, S.K. et al. (2006) Fully integrated SONOS flash memory cell array with BT (body tied)-FinFET structure, (Samsung). IEEE Transactions on Nanotechnology, 5(3), 74.
38. Sung, S.K. et al. (June 2006) SONOS-type FinFET device using p+ poly-Si gate and high-k blocking dielectric integrated on cell array and GSL/SSL for multi-gigabit NAND flash memory, (Samsung). VLSI Technology Symposium.
39. Kim, S. et al. (June 2006) Paired FinFET charge trap flash memory for vertical high density storage, (Samsung). VLSI Technology Symposium.
40. Koo, J.M. et al. (June 2008) Vertical structure NAND flash array integration with paired FinFET multi-bit scheme for high-density NAND flash memory application, (Samsung). VLSI Technology Symposium.
41. Lue, H.T. et al. (December 2009) Understanding STI edge fringing field effect on the scaling of charge-trapping (CT) NAND flash and modeling of incremental step pulse programming (ISSP), (Macronix). IEDM.
42. Kim, W. et al. (2010) Arch NAND flash memory array with improved virtual source/drain performance, (Seoul National University). IEEE Electron Device Letters, 31(12), 1374.
43. Ren, J.J. et al. (2012) Nonplanar NiSi nanocrystal floating-gate memory based on a triangular-shaped Si nanowire array for extending nanocrystal memory scaling limit (University of California Riverside, Nanjing University). IEEE Electron Device Letters, 33(10), 1390.
44. Lee, S. et al. (June 2012) Highly scalable STT-MRAM with 3-dimensional cell structure using in-plane magnetic anisotropy materials, (Samsung). VLSI Technology Symposium.
45. Liu, Y.X. et al. (12 September 2011) Variability analysis of scaled poly-Si channel FinFETs and tri-gate flash memories for high density and low cost stacked 3D-memory application (AIST), ESSDERC, p. 203.
46. Liu, Y.X. et al. (October 2012) Experimental study of tri-gate SOI-FinFET flash memory, (AIST, Meiji University). SOI Conference.
47. Cho, H., Kapur, P., Kalavade, P., and Saraswat, K.C. (December 2007) Highly scalable vertical double gate NOR flash memory, (Stanford University, Intel). IEDM.
48. Lombardo, S. et al. (December 2007) Advantages of the FinFET architecture in SONOS and nanocrystal memory devices, (CNR-IMM, STMicroelectronics, CEA-LETI). IEDM.
49. Choi, S.J. et al. (2009) Enhancement of program speed in dopant-segregated Schottky-barrier (DSSB) FinFET SONOS for NAND-type flash memory, (KAIST, ETRI, National Nanofab Center Korea). IEEE Electron Device Letters, 30(1), 78.
50. Choi, S.J. et al. (2009) High injection efficiency and low-voltage programming in a dopant-segregated Schottky barrier (DSSB) FinFET SONOS for NOR-type flash memory. IEEE Electron Device Letters, 30(3), 265.
51. Choi, S.J. et al. (June 2009) Performance breakthrough in NOR flash memory with dopant-segregated Schottkybarrier (DSSB) SONOS devices, (KAIST). VLSI Technology Symposium.
52. Choi, S.J., Han, J.W., Moon, D.I. et al. (2010) P-channel nonvolatile flash memory with a dopant-segregated Schottky-barrier source/drain, (KAIST, ETRI). IEEE Transactions on Electron Devices, 57(8), 1737.
53. Yun, J.G. et al. (2009) Independent double-gate fin SONOS flash memory fabricated with sidewall spacer patterning, (Samsung, Seoul National University). IEEE Transactions on Electron Devices, 56(8), 1721.
54. Walker, A.J. (December 2008) Sub-50nm DG-TFT-SONOS-the ideal flash memory for monolithic 3-D integration, (Schiltron). IEDM.
55. Lin, H.C., Lin, Z.M., Chen, W.C., and Huang, T.Y. (2011) Read characteristics of independent double-gate poly-si nanowire SONOS devices, (National Chiao Tung University). IEEE Transactions on Electron Devices, 58(11), 3771.
56. Chen, W.C., Hsu, H.H., Chang, Y.C. et al. (June 2010) Investigations of performance enhancement in a poly-Si nanowire FET featuring independent double-gated configuration and its nonvolatile memory applications, (National Chiao Tung University, National Nano Device Laboratories). VLSI Technology Symposium.
57. Chen, H.T., Hsieh, S.I., Lin, C.J., and King, Y.C. (2007) Embedded TFT NAND-type nonvolatile memory in panel, (ITRI, STAR-NTHU). IEEE Electron Device Letters, 28(6), 499.
58. Kim, B. et al. (April 2011) Investigation of ultra thin polycrystalline silicon channel for vertical NAND flash, (Samsung). IRPS.
59. Wu, C.Y., Liu, Y.T., Liao, T.C. et al. (2011) Novel dielectric-engineered trapping-charge poly-Si TFT memory with a TiN-alumina-nitride-vacuum-silicon structure, (National Chiao Tung University). IEEE Electron Device Letters, 32(8), 1095.
60. 3/graphene charge-trap memory devices, (Seoul University). Applied Physics Letters, 100(2), 023109.
61. Cho, S. et al. (June 2010) Highly scalable vertical bandgap-engineered NAND flash memory, (Seoul National University). Device Research Conference.
62. Cho, S. et al. (2011) A charge trap folded NAND flash memory device with band-gap-engineered storage node, (Seoul National University, Stanford University). IEEE Transactions on Electron Devices, 58(2), 288.
63. Hsu, T.H. et al. (2007) A high-performance body-tied FinFET bandgap engineered SONOS (BE-SONOS) for NAND-type flash memory, (Macronix). IEEE Electron Device Letters, 28(5), 443.
64. You, H.W. and Cho, W.J. (2012) Nonvolatile poly-Si TFT charge-trap flash memory with engineered tunnel barrier, (Kwangwoon University). IEEE Electron Device Letters, 33(2), 170.
65. Lai, E.K. et al. (December 2006) A multi-layer stackable thin-film transistor (TFT) NAND-type flash memory, (Macronix). IEDM.
66. Lue, H.T. et al. (December 2005) BE-SONOS: A bandgap engineered SONOS with excellent performance and reliability, (Macronix). IEDM.
67. Wang, S.Y. et al. (April 2007) Reliability and processing effects of bandgap engineered SONOS (BE-SONOS) flash memory, (Macronix). IRPS.
68. Lue, H.T. et al. (June 2010) A highly scalable 8-layer 3D vertical-gate (VG) TFT NAND flash using junction-free buried channel BE-SONOS device, (Macronix). VLSI Technology Symposium.
69. Hsaio, Y.H. et al. (December 2012) Modeling the variability caused by random grain boundary and trap-location induced asymmetrical read behavior for a tight-pitch vertical gate 3D NAND flash memory using double-gate thinfilm transistor (TFT) device, (Macronix). IEDM.
70. Shim, W.B. et al. (2012) Stacked gated twin-bit (SGTB) SONOS memory device for high-density flash memory, (Seoul National University, Stanford University, Samsung). IEEE Transactions on Nanotechnology, 11(2), 307.
71. Jung, S.M. et al. (December 2004) Highly area efficient and cost effective double stacked S3 (stacked single-crystal Si) peripheral CMOS SSTFT and SRAM cell technology for 512Mbit density SRAM, (Samsung). IEDM.
72. 2 cell and doubly stacked SSTFT cell transistors for ultra high density and high speed applications. VLSI Technology Symposium.
73. Jung, S.M., Lim, H., Kwak, K.H., and Kim, K. (2010) A 500-MHz DDR high-performance 72-Mb 3-D SRAM fabricated with laser-induced epitaxial c-Si growth technology for a stand-alone and embedded memory application, (Samsung). IEEE Transactions on Electron Devices, 57(2), 474.
74. Jung, S.M. et al. (June 2007) High speed and highly cost effective 72 Mbit density S3 SRAM technology with doubly stacked Si layers, peripheral only CoSix layers and tungsten shunt W/L scheme for standalone and embedded memory, (Samsung). VLSI Technology Symposium.
75. Son, Y.H. et al. (June 2007) Laser-induced epitaxial growth (LEG) technology for high density 3-D stacked memory with high productivity, (Samsung). VLSI Technology Symposium.
76. Sohn, K. (February 2008) A 100 nm double-stacked 500 MHz 72 Mb separate I/O synchronous SRAM with automatic cell-bias scheme and adaptive block redundancy, (Samsung), ISSCC.
77. Jung, S.M. (December 2006) Three dimensionally stacked NAND flash memory technology using stacking single crystal Si layers on ILD and TANOS structure for beyond 30 nm node, (Samsung). IEDM.
78. Park, K.T. et al. (February 2008) A 45 nm 4-Gb 3-dimensional double-stacked multi-level NAND flash memory with shared bit-line structure, (Samsung). ISSCC.
79. Park, K.T. et al. (2009) A fully performance compatible 45 nm 4-gigabit three dimensional double-stacked multilevel NAND flash memory with shared bit-line structure, (Samsung). IEEE Journal of Solid-State Circuits, 44(1), 208.
80. Suk, S.D. et al. (June 2007) Gate-all-around twin silicon nanowire SONOS memory, (Samsung). VLSI Technology Symposium, p. 142.
81. Fu, J. et al. (December 2007) Trap layer engineered gate-all-around vertically stacked twin Si-nanowire nonvolatile memory, (IME Singapore, NUS). IEDM.
82. Fu, J. et al. (2008) Si-nanowire based gate-all-around nonvolatile SONOS memory cell, (NUS, IME-A*STAR, University of Bologna). IEEE Electron Device Letters, 29(5), 518.
83. Yeo, K.H. et al. (June 2008) Gate-all-around single silicon nanowire MOSFET with 7 nm width for SONOS NAND flash memory, (Samsung). VLSI Technology Symposium.
84. Fu, J., Singh, N., Yang, B. et al (September 15, 2008) Si-nanowire TAHOS (TaN/Al2O3/HfO2/SiO2/Si) nonvolatile memory cell, (A*STAR, NUS). ESSDIRC.
85. Fu, J., Singh, N., Zhu, C. et al. (2009) Integration of high-k dielectrics and metal gate on gate-all-around Si-nanowire-based architecture for high-speed nonvolatile charge-trapping memory, (A*STAR, NUS). IEEE Electron Device Letters., 30(6), 662.
86. th shift after erase and its impact on 2D/3D structure charge trap flash memory cell operations, (KAIST, Hynix). IEDM.
87. Amoroso, S.M., Compagnoni, C.M., Mauri, A. et al. (2011) Semi-analytical model for the transient operation of gate-all-around charge-trap memories, (Politecnico di Milano, Micron Technology). IEEE Transactions on Electron Devices, 58(9), 3116.
88. Choi, S.J. et al. (2011) Nonvolatile memory by all-around-gate junctionless transistor composed of silicon nanowire on bulk substrate, (KAIST). IEEE Electron Device Letters, 32(5), 602.
89. Choi, S.J., Moon, D.I., Duate, J.P. et al. (June 2011) A novel junctionless all-around-gate SONOS device with a quantum nanowire on a bulk substrate for 3D stack NAND flash memory, (KAIST). VLSI Technology Symposium.
90. Fu, J., Jiang, Y., Singh, N. et al. (2009) Polycrystalline Si nanowire SONOS nonvolatile memory cell fabricated on a gate-all-around (GAA) channel architecture, (A*STAR, NUS). IEEE Electron Device Letters, 30(3), 246.
91. Hsu, H.H., Lin, H.C., Luo, C.W. et al. (2011) Impacts of multiple-gated configuration on the characteristics of poly-Si nanowire SONOS devices, (National Chiao Tung University). IEEE Transactions on Electron Devices, 58 (3), 641.
92. Huang, P.C., Chen, L.A., and Sheu, J.T. (2010) Electric-field enhancement of a gate-all-around nanowire thin-film transistor memory, (National Chiao Tung University). IEEE Electron Device Letters, 31(3), 216.
93. Luo, C.W., Lin, H.C., Lee, K.H. et al. (2011) Impacts of nanocrystal location on the operation of trap-layerengineered poly-Si nanowired gate-all-around SONOS memory devices, (National Chiao Tung University, National Nano Device Laboratory). IEEE Transactions on Electron Devices, 58(7), 1879.
94. Lee, K.H., Lin, H.C., and Huang, T.Y. (2013) A novel charge-trapping-type memory with gate-all-around poly-si nanowire and HfAlO trapping layer, (National Chiao Tung University). IEEE Electron Device Letters, 34(3), 393.
95. Sun, Y. et al. (2011) Vertical-Si-nanowire-based nonvolatile memory devices with improved performance and reduced process complexity, (Nanyang Technical University, A*STAR, GlobalFoundries). IEEE Transactions on Electron Devices, 51(5), 1329.
96. Sun, Y. et al (May 22, 2011) Junction-less stackable SONOS memory realized on vertical-Si-nanowire for 3-D application, (A*STAR, Nanyang Technical University, GlobalFoundries). IMW.
97. Sun, Y., Yu, H.Y., Singh, N. et al. (2011) Junctionless vertical-Si-nanowire-hannel-based SONOS memory with 2-bit storage per cell, (Nanyang Technical University, A*STAR, GlobalFoundries). IEEE Electron Device Letters, 32(6), 725.
98. Maconi, A., Compagnoni, C.M., Spinelli, A.S., and Lacaita, A.L. (December 2012) A new erase saturation issue in cylindrical junction-less charge-trap memory arrays, (Politecnico di Milano, IFN-CNR). IEDM.
99. Maconi, A., Compagnoni, C.M., Spinelli, A.S., and Lacaita, A.L. (2013) New erase constraint for the junction-less charge-trap memory array in cylindrical geometry, (Politecnico di Milano, Con. Naz. de Ricerche Milano). IEEE Transactions on Electron Devices, 60(7), 2203.
100. Chen, C.Y., Chang-Liao, K.S., Wu, K.T., and Wang, T.K. (2013) Improved erasing speed in junctionless flash memory device by HfO2/Si3N4 stacked trapping layer, (NTHU, Naional. Nano Device Laboatories). IEEE Electron Device Letters, 34(8), 993.
101. Singh, N. et al. (2008) Si, SiGe nanowire devices by top-down technology and their applications, (A*STAR, IIT, Silterra). IEEE Transactions on Electron Devices, 55(11), 3107.
102. Ernest, T. et al. (December 2008) Novel Si-based nanowire devices: Will they serve ultimate MOSFET's scaling or ultimate hybrid integration?, (CEA-LETI, Minetec). IEDM.
103. Hubert, A. (December 2009) A stacked SONOS technology, up to 4 levels and 6 μm crystalline nanowires, with gate-all-around or independent gates (Φ-Flash), suitable for full 3D integration, (CEA-LETI, MINATEC, IMEPLAHC, INPG-MINATEC), IEDM.
104. Nowak, E (May 16, 2010) In-depth analysis of 3D silicon nanowire SONOS memory characteristics by TCAD simulations, (EA-LETI MINATEC, IMPE-LAHC, INP-MINATEC). IMW.
105. Yun, J.G. et al. (2011) Single-crystalline Si stacked array (STAR) NAND flash memory, (Samsung, Seoul National University). IEEE Transactions on Electron Devices, 58(4), 1006.
106. Yun, J.G., Park, S.H., and Park, B.G. (2011) Layer selection by erase (LASER) with an etch-through-spacer technique in a bit-line stacked 3-D NAND flash memory array, (Samsung, Seoul National University). IEEE Transactions on Electron Devices, 58(7), 1892.
107. Kim, Y. et al. (2012) Three-dimensional NAND flash architecture design based on single-crystalline stacked array, (Seoul National University, Samsung). IEEE Transactions on Electron Devices, 50(1), 35.
108. Kim, Y., Kang, M., Park, S.H., and Park, B.G. (August 2013) Three-dimensional NAND flash memory based on single-crystalline channel stacked array, (Samsung, Seoul National University). IEEE Electron Device Letters, 34 (8), 990.
109. Chen, M. et al. (2009) Vertical-Si-nanowire SONOS memory for ultrahigh-density application, (A*STAR, Nanyang Technical University). IEEE Electron Device Letters, 30(8), 879.
110. Sun, Y., Yu, H.Y., Singh, N. et al. (2010) Multibit programmable flash memory realized on vertical Si nanowire channel, (Nanyang Technical University, A*STAR). IEEE Electron Device Letters, 31(5), 390.
111. Li, X., Chen, Z., Shen, N. et al. (2011) Vertically stacked and independently controlled twin-gate MOSFETs on a single Si nanowire, (A*STAR, University of California Santa Barbara). IEEE Electron Device Letters, 32(11), 1492.
112. Sun, Y. (December 2011) Demonstration of memory string with stacked junction-less SONOS realized on vertical silicon nanowire, (A*STAR, Nanyang Technical University, Peking University, GlobalFoundries). IEDM.
113. Fukuzumi, Y. et al. (December 2007) Optimal integation and characteristics of vertical array devices for ultra-high density, bit-cost scalable flash memory, (Toshiba). IEDM.
114. Komori, Y. et al. (December 2008) Disturbless flash memory due to high boost efficiency on BiCS structure and optimal memory film stack for ultra high density storage device, (Toshiba). IEDM.
115. Ishiduki, M. et al. (December 2009) Optimal device structure for pipe-shaped BiCS flash memory for ultra high density storage device with excellent performance and reliability, (Toshiba). IEDM.
116. Ji, J., Park, B.G., Lee, J.H., and Shin, H (May 16, 2010) A comparative study of the program efficiency of gate all around SONOS and TANOS flash memory, (Seoul National University). IMW.
117. Cho, W.-S. et al. (June 2010) Highly reliable vertical NAND technology with biconcave shaped storage layer and leakage controllable offset structure, (Samsung). VLSI Technology Symposium.
118. Jang, J. et al. (June 2009) Vertical cell array using TCAT (terabit cell array transistor) technology for ultra high density NAND flash memory, (Samsung). VLSI Technology Symposium.
119. van den Bosch, G. et al. (2011) Highly scaled vertical cylindrical SONOS cell with bilayer polysilicon channel for 3-D NAND flash memory, (IMEC, ASM). IEEE Electron Device Letters, 32(11), 1501.
120. Kim, M.S. et al (May 8, 2011) CVD-cobalt for low resistance word line electrode of 3D NAND flash memory, (Hynix). IITC/MAM, p. 1.
121. Choi, E.S. and Park, S.K. (December 2012) Device considerations for high density and highly reliable 3D NAND flash cell in near future, (Hynix). IEDM.
122. Cho, S. and Park, B.G. (2011) A novel sensing scheme for reliable read operation of ultrathin-body vertical NAND flash memory devices, (Stanford University, Seoul National University). IEEE Transactions on Electron Devices, 58(8), 2814.
123. 3/graphene charge-trap memory devices, (Seoul National University). Applied Physics Letters, 100(2), 023109.
124. Walker, A.J. (2013) A rigorous 3-D NAND flash cost analysis, (Schiltron). IEEE Transactions on Semiconductor Manufacturing, 26(4), 619.
125. Choi, J. and Seol, K.S. (June 2011) 3D Approaches for non-volatile memory, (Samsung). VLSI Technology Symposium.
126. Hsiao, Y.H., Lue, H.T., Hsu, T.H. et al. (16 May 2010) A critical examination of 3D stackable NAND flash memory architectures by simulation study of the scaling capability, (Macronix). IMW.
127. Tanaka, H. et al. (June 2007) Bitcost scalable technology with punch and plug process for ultra high density flash memory, (Toshiba). VLSI Technology Symposium.
128. Goda, A. and Parat, K. (December 2012) Scaling directions for 2Dand 3D NAND cells, (Micron). IEDM.
129. Clarke, P. (2013) Toshiba to Build Fab for 3D NAND Flash, EE Times (July 2).
130. Fukuzumi, Y. et al. (December 2007) Optimal integration and characteristics of vertical array devices for ultra-high density, bit-cost scalable flash memory, (Toshiba). IEDM.
131. Komori, Y. et al. (December 2008) Disturbless flash memory due to high boost efficiency on BiCS structure and optimal memory film stack for ultra high density storage device, (Toshiba). IEDM.
132. Maeda, T. et al. (June 2009) Multi-stacked 1G cell/layer pipe-shaped BiCS flash memory, (Toshiba). VLSI Circuits Symposium.
133. Katsumata, R. et al. (June 2009) Pipe-shaped BiCS flash memory with 16 stacked layers and multi-level-cell operation for ultra high density storage devices, (Toshiba). VLSI Technology Symposium.
134. Ishiduki, M. et al. (December 2009) Optimal device structure for pipe-shaped BiCS flash memory for ultra high density storage device with excellent performance and reliability, (Toshiba). IEDM.
135. Nitiyama, A. and Aochi, H. (June 2010) Bit cost scalable (BiCS) flash technology for future ultra high density storage devices, (Toshiba). VLSI Technology Symposium.
136. Ohshima, J. (16 April 2012) State-of-the-art flash memory technology, looking into the future, (Toshiba), GSA/ SEMATECH Memory Conference.
137. Yanagihara, Y., Miyaji, K., and Takeuchi, K (May 20, 2013) Control gate length, spacing and stacked layer number design for 3D-stackable NAND flash memory, (University of Tokyo). IMW.
138. Nitayama, A. and Aochi, H. (June 2013) Bit cost scalable (BiCS) technology for future ultra high density storage memories, (Toshiba). VLSI Technology Symposium.
139. Samsung (2013) Samsung Starts Mass Producing Industry's First 3D Vertical NAND Flash, Press release, August 6.
140. Kim, J. et al. (June 2008) Novel 3-D structure for ultra high density flash memory with VRAT (vertical-recessarray- transistor) and PIPE (planarized integration on the same plane), (University of California Los Angeles, Samsung). VLSI Technology Symposium.
141. Kim, J. et al. (June 2009) Novel vertical-stacked-array-transistor (VSAT) for ultra-high-density and cost-effective NAND flash memory devices and SSD (solid state drive), (Samsung). VLSI Technology Symposium.
142. Jang, J. et al. (June 2009) Vertical cell array using TCAT (terabit cell array transistor) technology for ultra high density NAND flash memory, (Samsung). VLSI Technology Symposium.
143. Cho, W.S. et al. (June 2010) Highly reliable vertical NAND technology with biconcave shaped storage layer and leakage controllable offset structure, (Samsung). VLSI Technology Symposium.
144. Nowak, E. et al. (12 June 2012) Intrinsic fluctuations in vertical NAND flash memories, (Samsung). VLSI Technology Symposium.
145. Jeong, M.K., Joe, S.M., Shin, H. et al. (2011) High-density three-dimensional stacked NAND flash with common gate structure and shield layer, (Seoul National University). IEEE Transactions on Electron Devices, 58 (12), 4212.
146. Ji, J., Park, B.G., Lee, J.H., and Shin, H. (16 May 2010) A comparative study of the program efficiency of gate all around SONOS and TANOS flash memory (Seoul National University), IMW.
147. Seo, M.S., Park, S.K., and Endoh, T (May 16, 2010) The 3-dimensional vertical FG NAND flash memory cell arrays with the novel electrical S/D technique using the extended sidewall control gate (ESCG), (Tohoku University). IMW.
148. Seo, M.S. and Endoh, T. (June 2011) New design method of the 3-dimensional vertical stacked FG type NANDcell arrays without the interference effect, (Tohoku University, JST-CREST). VLSI Technology Symposium.
149. Seo, M.S., Park, S.K., and Endoh, T. (2011) 3-D vertical FG NAND flash memory with a novel electrical S/D technique using the extended sidewall control gate, (Tohoku University, Hynix). IEEE Transactions on Electron Devices, 58 (9), 2966.
150. Seo, M.S., Lee, B.H., Park, S.K., and Endoh, T. (22 May 2011) A novel 3-D vertical FG NAND flash memory cell arrays using the separated sidewall control gate (S-SCG) for highly reliable MLC operation, (Tohoku University, Hynix). IMW.
151. Seo, M.S., Lee, B.H., Park, S.K., and Endoh, T. (2012) Novel concept of the three-dimensional vertical FG NAND flash memory using the separated-sidewall control gate, (Tohoku University, Hynix). IEEE Transactions on Electron Devices, 59 (8), 2018.
152. Whang, S.J. et al. (December 2010) Novel 3-dimensional dual control-gate with surrounding floating-gate (DCSF) NAND flash cell for 1 Tb file storage application, (Hynix). IEDM.
153. Yoo, H.S. et al. (22 May 2011) New read scheme of variable Vpass-read for dual control gate with surrounding floating gate (DC-SR) NAND flash cell, (Hynix). IMW.
154. Noh, Y. et al. (June 2012) A new metal control gate last process (MCGL process) for high performance DC-SF (dual control gate with surrounding floating gate) 3D NAND flash memory, (Hynix). VLSI Technology Symposium.
155. Aritome, S. et al. (2013) Advanced DC-SF cell technology for 3-D NAND flash, (Hiroshima University, Hynix). IEEE Transactions on Electron Devices, 60 (4), 1327.
156. Seo, M.S., Choi, J.M., Park, S.-K., and Endoh, T. (20 May 2012) Highly scalable 3-D vertical FG NAND cell arrays using the sidewall control pillar (SCP), (Tohoku University, Hynix). IMW.
157. Jeong, M.K. et al. (December 2012) Characterization of traps in 3-D stacked NAND flash memory devices with tube-type poly-Si channel structure, (Seoul National University, Hynix). IEDM.
158. Shim, K.S. et al. (20 May 2013) Inherent issues and challenges of program disturbance of 3D NAND flash cell, (Hynix). IMW.
159. Lee, J.W., Jeong, M.K., Park, B.G. et al. (10 June 2012) 3-D stacked NAND flash memory having lateral bit-line layers and vertical gate, (Seoul National University), Silicon Nanoelectronics Workshop.
160. Seo, J.Y. et al. (10 June 2012) Investigation into the effect of the variation of gate dimensions on program characteristics in3D NAND flash array, (Seoul National University), Silicon Nanoelectronics Workshop.
161. Kim, W.J. et al. (June 2009) Multi-layered vertical gate NAND flash overcoming stacking limit for terabit density storage, (Samsung). VLSI Technology Symposium.
162. Lue, H.T. et al. (June 2010) A highly scalable 8-layer 3D vertical-gate (VG) TFT NAND flash using junction-free buried channel BE-SONOS device, (Macronix). VLSI Technology Symposium.
163. Hung, C.H. et al. (June 2011) A highly scalable vertical gate (VG) 3D NAND flash with robust program disturb immunity using a novel PN diode decoding structure, (Macronix). VLSI Technology Symposium.
164. Chang, K.P. et al. (20 May 2012) Memory architecture of 3D vertical gate (3DVG) NAND flash using plural island-gate SSL decoding method and study of its program inhibit characteristics, (Macronix). IMW.
165. Chen, C.P. et al. (June 2012) A highly pitch scalable 3D vertical gate (VG) NAND flash decoded by a novel selfaligned independently controlled double gate (IDG) string select transistor (SSL), (Macronix). VLSI Technology Symposium.
166. Chen, S.H. et al. (December 2012) A highly scalable 8-layer vertical gate 3D NAND with split-page bit line layout and efficient binary-sum MiLC (minimal incremental layer cost) staircase contacts, (Macronix). IEDM.
167. Hung, C.H. et al. (December 2012) Design innovations to optimize the 3D stackable vertical gate (VG) NAND flash, (Macronix). IEDM.
168. Hsiao, Y.H. et al. (December 2012) Modeling the variability caused by random grain boundary and trap-location induced asymmetrical read behavior for a tight-pitch vertical gate 3D NAND flash memory using double-gate thinfilm transistor (TFT) device, (Macronix). IEDM.
169. Yang, Z. et al. (14 May 2013) Investigation of shape etching on multi-layer SiO2/Poly-Si for 3D NAND architecture, (Macronix). ASMC.
170. Hsieh, C.C. et al. (June 2013) Study of the interference and disturb mechanisms of split-page 3D vertical gate (VG) NAND flash and optimized programming algorithms for multi-level cell (MLC) storage, (Macronix). VLSI Technology Symposium.
171. Hung, C.H. et al. (June 2013) 3D stackable vertical-gate BE-SONOS NAND flash with layer-aware program-andread schemes and wave-propagation fail-bit-detection against cross-layer process variations, (Macronix, National Tsing Hua University), VLSI Circuits Symposium.
172. Lue, H.T. et al. (June 2013) A novel bit alterable 3D NAND flash using junction-free p-channel device with bandto- band tunneling induced hot-electron programming, (Macronix). VLSI Technology Symposium.
173. Lue, H.T. et al. (December 2013) A novel dual-channel 3D NAND flash featuring both n-channel and p-channel NAND characteristics for bit-alterable flash memory and a new opportunity in sensing the stored charge in the word-line space, (Macronix), IEDM.
174. Prince, B. (2007) Vertical NV memories as an alternative to scaling, (Memory Strategies International). NVMTS.
175. Zhang, Y. et al. (June 2007) An Integrated phase change memory cell with Ge nanowire diode for cross-point memory, (Stanford University). VLSI Technology Symposium.
176. Lee, B. and Wong, H.S.P. (June 2009) NiO resistance change memory with a novel structure for 3D integration and improved confinement of conduction path, (Stanford University). VLSI Technology Symposium.
177. Yoon, H.S. (June 2009) Vertical cross-point resistance change memory for ultra-high density non-volatile memory applications, (Samsung) VLSI Technology Symposium.
178. 2 crossbar resistive RAM with excellent performance, reliability and low-energy operation, (IMEC, KU Leuven). IEDM.
179. Zhang, J. et al. (23 July 2009) A 3D RRAM using stackable 1TXR Memory cell for high density application, (Fudan University). IEEE ICCCAS.
180. Chevallier, C.J. et al. (February 2010) A 0.13 μm 64 Mb multi-layered conductive metal-oxide memory, (Unity Semiconductor). ISSCC.
181. Gilmer, D.C. et al. (May 20 2012) Asymmetry, vacancy engineering and mechanism for bipolar RRAM, (SEMATECH, Stanford University, College of Nanoscale Science and Engineering Albany). IMW.
182. Deng, Y. et al. (2013) RRAM crossbar array with cell selection device: A device and circuit interaction study, (Peking University). IEEE Transactions on Electron Devices, 60(2), 719.
183. 2 2-layer 32Gb ReRAM memory device in 24 nm technology, (Sandisk, Toshiba). ISSCC.
184. Liang, J., Yeh, S., Wong, S.S., and Wong, H.S. Philip (May 2012) Scaling challenges for the cross-point resistive memory array to sub-10nm node-an interconnect perspective, (Stanford University). IMW.
185. Jamaa, M.H.B., Micheli, G.C.G.De., and Leblebici, Y. (2011) Polysilicon nanowire transistors and arrays fabricated with the multispacer technique, (CEA-LETI, University of Milano-Bicocca, École Polytechnique Fédérale de Lausanne). IEEE Transactions on Nanotechnology, 10(4), 891.
186. Cagli, C., Nardi, F., Ielmini, D. et al. (12 September 2011) Nanowire-Bbsed RRAMcrossbar memory with metallic core-oxide shell nanostructure, (Politecnico di Milano, Lawrence Berkeley National Lab). ESSDERC.
187. Wu, Y., Chai, Y., Chen, H.Y. et al. (June 2012) Resistive switching AlOx-based memory with CNT electrode for ultra-low switching current and high density memory application, (Stanford University, Hong Kong University of Science and Technology). VLSI Technology Symposium.
188. Flocke, A. and Noll, T.G. (2007) Fundamental analysis of resistive nano-crossbars for the use in hybrid nano/ CMOS-memory (Aachen University). ESSCIRC.
189. Lee, M.J. et al. (December 2007) 2-stack 1D-1R cross-point structure with oxide diodes as switch elements for high density resistance RAM applications, (Samsung). IEDM.
190. Liang, J. andWong, H.S.P. (2010) Cross-point memory array without cell selectors-device characteristics and data storage pattern dependencies, (Stanford University). IEEE Transactions on Electron Devices, 57(10), 5231.
191. Liang, J. and Wong, H.S.P. (6 June 2010) Size limitation of cross-point memory array and its dependence on data storage pattern and device parameters, (Stanford University). IITC, p. 1.
192. Zhang, L., Cosemans, S., Wouters, D.J. et al. (September 2012) Analysis of the effect of cell parameters on the maximum RRAM array size considering both read and write, (IMEC, KU Leuven, ESAT). ESSDERC.
193. Chen, A. (2013) A comprehensive crossbar array model with solutions for line resistance and nonlinear device characteristics, (GlobalFoundries). IEEE Transactions on Electron Devices, 60(4), 1318.
194. Chen, A. (December 2013) Comprehensive methodology for the design and assessment of crossbar memory array with nonlinear and asymmetric selector devices, (GlobalFoundries). IEDM.
195. 2 selector-less crossbar Array 2 Mb ReRAM based on transition metal oxides for high density memory applications, (Hynix, Hewlett-Packard). VLSI Technology Symposium.
196. Ou, E. and Wong, S.S. (2011) Array architecture for a nonvolatile 3-dimensional cross-point resistance-change memory, (Stanford University). IEEE Journal of Solid-State Circuits, 46(9), 2158.
197. Bateman, B., Siau, C., and Chevallier, C. (14 November 2011) Low power cross-point memory architecture, (Unity Semiconductor). ASSCC.
198. Lee, J., Park, J., Jung, S., and Hwang, H. (8 May 2011) Scaling effect of device area and film thickness on electrical and reliability characteristics of RRAM, (Gwangju Institute of Science and Technology). IITC, pp. 1.
199. Chen, H.Y., Yu, S., Gao, B. et al. (December 2012) HfOx based vertical resistive random access memory for costeffective 3d cross-point architecture without cell selector, (Stanford University, Peking University). IEDM.
200. Zhao, L. et al. (June 2013) Dopant selection rules for extrinsic tunability of HfOx RRAM characteristics: A systematic study, (Stanford University). VLSI Technology Symposium.
201. Lee, F.M., Lin, Y.Y., Lee, M.H. et al. (June 2012) A novel cross point one-resistor (0T1R) conductive bridge random access memory (CBRAM) with ultra low SET/RESET operation current, (Macronix). VLSI Technology Symposium.
202. Kwon, W., Jeon, J., Hutin, L., and Liu, T.J.K. (2012) Electromechanical diode cell for cross-point nonvolatile memory arrays, (University of California, Berkeley). IEEE Electron Device Letters, 33(2), 131.
203. Srinivasan, V.S.S. et al. (2012) Punchthrough-diode-based bipolar RRAM selector by Si epitaxy, (IIT, Bombay). IEEE Electron Device Letters, 33(10), 1396.
204. Tran, X.A. et al. (2011) A high-yield hfox-based unipolar resistive RAM employing Ni electrode compatible with Si-diode selector for crossbar integration, (Nanyang Technological University, National University of Singapore, Soitec, Fudan University). IEEE Electron Device Letters, 32(3), 396.
205. Ielmini, D. (2010) Reset-set instability in unipolar resistive-switching memory, (Politechnico di Milano). IEEE Electron Device Letters, 31(6), 552.
206. Nardi, F., Cagli, C., Ielmini, D., and Spiga, S. (May 2011) Reset current reduction and set-reset instabilities in unipolar NiO RRAM, (Politecnico di Milano, IMM-CNR). IMW.
207. Tran, X.A. et al. (June 2011) High performance unipolar AlOy/HfOx/Ni based RRAM compatible with Si diodes for 3D application, (Nanyang Technical University, Peking University, A*STAR, NUS, GlobalFoundries). VLSI Technology Symposium.
208. Huang, Y. et al. (2012) A new dynamic selector based on the bipolar RRAM for the crossbar array application, (IME Peking University). IEEE Transactions on Electron Devices, 59(8), 2277.
209. Tran, X.A. et al. (December 2011) Self-rectifying and forming-free unipolar HfOx based high performance RRAM built by fab-available materials, (Nanyang Technological University, IMEPeking, A*STAR, NUS, Global-Foundries, IME CAS Beijing, Soitec, Fudan University). IEDM.
210. Kawahara, A. et al. (19 February 2012) An 8 Mb multi-layered cross-point ReRAM macro with 443 MB/s write throughput, (Panasonic). ISSCC.
211. Tran, X.A. et al. (2012) A self-rectifying HfOx-based unipolar RRAM with NiSi electrode, (Nanyang Technical University, Peking University, NUS, Soitec, Fudan University, SUS&T Shenzhen). IEEE Electron Device Letters, 33(4), 585.
212. Tran, X.A., Zhu, W., Liu, W.J. et al. (2013) Self-selection unipolar HfOx-based RRAM, (Nanyang Technological University, NUS, Soitec, SUST China). IEEE Transactions on Electron Devices, 60(1), 391.
213. Jo, M. et al. (June 2010) Novel cross-point resistive switching memory with self-formed Schottky barrier, (Gwangju Institute of Science and Technology). VLSI Technology Symposium.
214. Chien, W.C. et al. (June 2013) A novel high performance WOx ReRAM based on thermally-induced SET operation, (Macronix). VLSI Technology Symposium.
215. 2 cell size driven by low contact-resistivity poly-Si diode, (Hitachi). VLSI Technology Symposium.
216. 2 (84 nm Pitch) cell scheme for 1 Gb and beyond, (Hynix). IEDM.
217. Liang, J., Jeyasingh, R.G.D., Chen, H.Y., and Wong, H.S. Philip (June 2011) A 1.4 μA reset current phase change memory cell with integrated carbon nanotube electrodes for cross-point memory application, (Stanford University). VLSI Technology Symposium.
218. Gopalakrishnan, K. et al. (June 2010) Highly-scalable novel access device based on mixed ionic electronic conduction (MIEC) materials for high density phase change memory (PCM) arrays, (IBM). VLSI Technology Symposium.
219. Shenoy, R.S. et al. (June 2011) Endurance and scaling trends of novel access-devices for multi-layer crosspointmemory based on mixed-ionic-electronic-conduction (MIEC) materials, (IBM). VLSI Technology Symposium.
220. Burr, G.W. et al. (June 2012) Large-scale (512 Kbit) integration of multilayer-ready access devices based on mixed-ionic-electronic-conduction (MIEC) at 100% yield, (IBM). VLSI Technology Symposium.
221. Kau, D.C. et al. (December 2009) A stackable cross point phase change memory, (Intel, Numonyx). IEDM.
222. Li, L., Lu, K., Rajendran, B. et al. (2011) Driving device comparison for phase-change memory, (Hong Kong University of Science and Technology, IBM, Qimonda, Macronix). IEEE Transactions on Electron Devices, 58(3), 664.
223. Kang, M.J. et al. (10 December 2011) PRAM cell technology and characterization in 20 nm node size, (Samsung), IEDM.
224. Zhang, C. et al. (2011) Design and fabrication of dual-trench epitaxial diode array for high-density phase-change memory, (SMIC, Chinese Academy of Science, Microchip). IEEE Electron Device Letters, 32(8), 1014.
225. 2 for high-density bipolar ReRAM applications, (Gwangju Institute of Science and Technology). IEEE Electron Device Letters, 32(11), 1579.
226. Lee, M.J. et al. (December 2012) Highly-scalable threshold switching select device based on chalcogenide glasses for 3D nanoscaled memory arrays, (Samsung). IEDM.
227. Lee, M.H., Kao, C.Y., Yang, C.L. et al. (June 2011) Reliability of ambipolar switching poly-Si diodes for crosspoint memory applications, (National Taiwan Normal University, Industrial Technology Research Institute). DRC.
228. Ping, E.X., Erokhin, Y., Gossmann, H.J., and Khaja, F.A. (14 May 2012) Two-terminal diode steering element for 3D x-bar memory, (Applied Materials). International Workshop on Junction Technology.
229. Ping, E.X., Erokhin, Yl., Gossmann, H.J., and Khaja, F.A. (June 2012) Two-terminal diode steering element for 3D X-Bar memory, (Applied Materials). VLSI Technology Symposium.
230. 2, selectivity 104) for 3D bipolar resistive memory arrays, (Gwangju Institute of Science and Technology, Hynix), VLSI Technology Symposium.
231. 2 cross-point bipolar and unipolar resistive random access memory, (NDL, NARL, National Chiao Tung University, Mesoscope Technology, Fu-Jen University, CYCU, University of California Berkeley). IEDM.
232. Kawahara, A. et al. (2013) An 8 Mb multi-layered cross-point ReRAM macro with 443 MB/s write throughput, (Panasonic). IEEE Journal of Solid-State Circuits, 48(1), 178.
233. Tran, X.A., Zhu, W., Liu, W.J. et al. (2012) A self-rectifying AlOy bipolar RRAM with Sub-50-uA set/reset current for cross-bar architecture, (NUS, Soitec, SUST China). IEEE Electron Device Letters, 33(10), 1402.
234. 2 RRAM with superior endurance over 1012 cycles for 3D high-density storage-class memory, (National Chiao Tung University, Winbond). VLSI Technology Symposium.
235. 2 thin films using the semiconducting In-Ga- Zn-O electrode, (Seoul National University). IEEE Electron Device Letters, 33(4), 582.
236. 2 threshold selector with TiN electrode, (Pohang University of Science and Technology, University of Tsukuba, Nagoya University, Stanford University). IEDM.
237. Rosezin, R., Linn, E., Nielen, L. et al. (2011) Integrated complementary resistive switches for passive high-density nanocrossbar arrays, (Institute of SS Research Jülich, Aachen University). IEEE Electron Device Letters, 30(2), 191.
238. Linn, E. et al. (2010) Complementary resistive switches for passive nanocrossbar memories, (University of Aachen, Forschungszentrum Jülich). Nature Materials, 9, 403.
239. Chai, Y. et al. (2011) Nanoscale bipolar and complementary resistive switching memory based on amorphous carbon, (Stanford University, University of California, Berkeley, Hong Kong Polytechnic University). IEEE Transactions on Electron Devices, 58(11), 3933.
240. Nardi, F., Balatti, S., Larentis, S., and Ielmini, D. (December 2011) Complementary switching in metal oxides:Toward diode-less crossbar RRAMs, (Politecnico di Milano). IEDM.
241. Lee, J. et al. (December 2010) Diode-less nano-scale ZrOx/HfOx RRAM device with excellent switching uniformity and reliability for high-density cross-point memory applications, (Gwangju Institute of Science and Technology). IEDM.
242. Lee, D. (2012) Operation voltage control in complementary resistive switches using heterodevice, (Gwangju Institute of Science and Technology). IEEE Electron Device Letters, 33(4), 600.
243. Son, M. et al. (2012) Self-selective characteristics of nanoscale VOx devices for high-density ReRAM applications, (Gwangju Institute of Science and Technology). IEEE Electron Device Letters, 33(5), 718.
244. 2 hybrid memory with both memory and selector characteristics for high density 3D vertically Stackable RRAM applications, (Gwangju Institute of Science and Technology, Hynix). VLSI Technology Symposium.
245. Wouters, D.J. et al. (2012) Analysis of complementary RRAM switching, (IMEC, ESAT-KUL). IEEE Electron Device Letters, 33(8), 1186.
246. Chen, Y.C., Li, H., Zhang, W., and Pino, R.E. (2012) The 3-D stacking bipolarRRAMfor high density, (New York University, Nanyang Technological University, ICF International). IEEE Transactions on Nanotechnology, II(5), 948.
247. Nardi, F., Balatti, S., Larentis, S. et al. (2013) Complementary switching in oxide-based bipolar resistive-switching random memory, (Politecnico di Milano, University of Texas). IEEE Transactions on Electron Devices, 60(1), 70.
248. Hsieh, M.C. et al. (December 2013) Ultra high density 3D via RRAM in pure 28 nm CMOS process, (TSMC, ITRI). IEDM.
249. 3 self-rectifying ratio and sub-μA operating current, (National Chiao Tung University, National Nano Device Lab, Winbond). IEDM.
250. Deng, Y. et al. (December 2013) Design and optimization methodology for 3D RRAM arrays, (Peking University, Stanford University, National Chiao Tung University). IEDM.
251. Zhao, W. et al. (20 May 2012) High density spin-transfer torque (STT)-MRAM based on cross-point architecture, (IEF Paris-Sud, UMR, CNRS, STMicroelectronics). IMW.
252. Zhao, W., Chaudhuri, S., Accoto, C. et al. (2012) Cross-point architecture for spin-transfer torque magnetic random access memory, (Université Paris-Sud). IEEE Transactions on Nanotechnology, 11(5), 907.
253. Zhao, W., Chaudhuri, S., Accoto, C. et al. (2012) Cross-point architecture for spin-transfer torque magnetic random access Memory, (Université Paris-Sud, STMicroelectronics, Imperial College London). IEEE Transactions on Nanotechnology, 11(5), 907.
254. Sun, C., Fujii, H., Miyajo, K. et al. (22 January 2013) Over 10-times high-speed, energy efficient 3D TSVintegrated hybrid ReRAM/MLC NAND SSD by intelligent data fragmentation suppression, (University of Tokyo). ASP-DAC.
255. Courtland, R. (2012) 3-D Chips Grow Up. IEEE Spectrum (January), p. 123.
256. Semtech (2010) Semtech and IBM Join Forces to Develop High-Performance Integrated ADC/DSP Platform Using 3D TSV Technology. Press release, December 8.
257. Merritt, R. (2012) JEDEC Releases Next-Gen DRAM Spec. EE Times (September 25).
258. Greenberg, M. and Bansal, S. (2012) Wide I/O Driving 3-D with TSV, (Cadence). EE Times (March 9).
259. Micron. (2012) Consortium to Accelerate Dramatic Advances in Memory Technology Announces New Members. Press Release, June 27.
260. Iyer, S.S. et al. (June 2009) Process-design considerations for three dimensional memory integration, (IBM). VLSI Technology Symposium.
261. Kim, J.S. et al. (2012) A 1.2 V 12.8 GB/s 2 Gb mobile wide-I/O DRAM with 4 × 128 I/Os using TSV based stacking, (Samsung). IEEE Journal of Solid-State Circuits, 47(1), 107.
262. Jeong, S.W., Cho, H.D., Hwang, J.W., and Kwon, H.K. (June 2013) Perspectives on mobile devices and their impact on semiconductor technologies, (Samsung), VLSI Circuits Symposium.
263. Inoue, K., Hashiguchi, S., Ueno, S. et al. (7 August 2011) 3D implemented SRAM/DRAM hybrid cache architecture for high-performance and low power consumption, (Kyushu University). MWSCAS.
264. Lin, C.H., Hsieh, W.T., Hsieh, H.C. et al. (9 October 2011) System-level design exploration for 3-D stacked memory architectures, (ITRI). CODES+ISSS, p. 389.
265. Black, B., Nelson, D.W., Webb, C., and Samra, N. (11 October 2004) 3D processing technology and its impact on iA32 microprocessors, (Intel), ICCD, p. 316.
266. Franzon, O. et al. (December 2013) Applications and design styles for 3DIC, (North Carolina State University, Synopsys). IEEE IEDM.
267. University of Rochester. (2008) 3-D Computer Processor: 'Rochester Cube' Points Way To More Powerful Chip Designs. Science News (September 17).
268. Kim, D.H. et al. (February 2012) 3D-MAPS: 3D massively parallel processor with stacked memory, (Georgia IT, KAIST, Amkor). IEEE ISSCC.
269. Jeddeloh, J. and Keeth, B. (June 2012) Hybrid memory cube new DRAM architecture increases density and performance, (Micron). VLSI Technology Symposium.
270. Pang, L.T., Restle, P.J., Wordeman, M.R. et al. (June 2012) A shorted global clock design for multi-GHz 3D stacked chips, (IBM). VLSI Circuits Symposium.
271. Wordeman, M., Silverman, J., Maier, G., and Scheuermann, M. (February 2012) A 3D system prototype of an eDRAM cache stacked over processor-like logic using through-siliconvias, (IBM). IEEE ISSCC.
272. Fang, K., Zhang, Z., and Zhu, Z. (10 October 2011) Memory architecture for integrating emerging memory technologies, (University of Illinois). PACT, p. 403.
273. Changra, N., Durodami, L., and Riko, R. (30 May 2012) 3D stacking: Where the rubber meets the road, (Qualcomm). ICICDT, p. 1.
274. Woo, D.H., Seong, N.H., and Lee, H.H.S. (2011) Pragmatic integration of an SRAM row cache in heterogeneous 3-D DRAM architecture using TSV, (Intel). IEEE Transactions on VLSI Systems, 21(1), 1.
275. Zhang, T. et al. (7 August 2011) Leveraging on-chip DRAM stacking in an embedded 3D multi-core DSP system (Penn State U., NTHU, ITRI). MWSCAS.
276. Sekiguchi, T., Ono, K., Kotabe, A., and Yanagawa, Y. (2011) 1-Tbyte/s 1-Gbit DRAM architecture using 3-D interconnect for high-throughput computing, (Hitachi). IEEE JSSC, 46(4), 828-837.
277. Burns, J.L. (June 2011) 3D integration from the viewpoint of high-end server system design, (IBM). VLSI Technology Symposium.
278. Zhao, B., Du, Y., Yang, J., and Zhang, Y. (2012) Process variation aware non-uniform cache management in 3D Die stacked multicore processor, (University of Pittsburgh). IEEE Transactions on Computers, PP(99), 1.
279. Dong, X., Wu, X., Xie, Y. et al. (2011) Stacking magnetic random access memory atop microprocessors: an architecture-level evaluation, (Penn State Unversity). IET Computers & Digital Techniques, 5(3), 213.
280. Fujii, H. and Miyaji, K. (June 2012) x11 Performance increase, x 6.9 endurance enhancement, 93% energy reduction of 3D TSV-integrated hybrid ReRAM/MLC NAND SSD by data fragmentation suppression, (University of Tokyo). VLSI Circuits Symposium.
281. Takeuchi, K. (August 2011) Green high performance storage class memory & NAND flash memory hybrid SSD system, (University of Tokyo). ISLPED.
282. Kannan, S., Kim, B., Cho, S.B., and Ahn, B. (20 May 2012) Analysis of propagation delay in 3-D stacked DRAM, (University of Alabama, University of Ulsan, Yeungnam University). ISCAS.
283. Ching, H.H. et al. (22 April 2013) A case study: 3-D stacked memory system architecture exploration by ESL virtual platform, (ITRI). VLSI DAT.
284. Kim, D., Yoo, S., Lee, S. et al. (14 March 2011) A quantitative analysis of performance benefits of 3D die stacking on mobile and embedded SoC, (Postech). DATE, pp. 1-6.
285. Sunohara, M., Tokunaga, T., Kurihara, T., and Higashi, M. (27 May 2008) Silicon interposer with TSVs (through silicon vias) and fine multilayer wiring, (Shinko). ECTC, p. 847.
286. Knechtel, J. (2012) Assembling 2-D blocks into 3-D chips, (Dresden University of Technology). IEEE Transactions on CAD of IC & Systems, 31(2), 228.
287. Masheshwari, D. (February 2014) Memory and system architecture for 400 Gb/s networking and beyond, (Cypress Semiconductor). IEEE ISSCC.
288. Cadence (December 2012) 3D ICs with TSVs-design challenges and requirements. White paper posted at http:// www.cadence.com.
289. Lau, J.H. (21 May 2011) TSV interposer: the most cost-effective integrator for 3D IC integration, (ITRI). ASME Interpack.
290. Kao, N., Chen, E., Lee, D., and Ma, M. (29 May 2012) Development of through silicon via (TSV) interposer for memory module flip chip package, (Siliconware Precision Ind. Co.). ECTC, p. 1461.
291. Sun, J.Y.C. (June 2013) System scaling and collaborative open innovation, (TSMC). VLSI Technology Symposium.
292. Merritt, R. (2012) GlobalFoundries Installs Gear for 20-nm TSVs. EE Times (April 6).
293. CEA-Leti (2012) Leti Offers "Open3D" TSV Prototyping Program. Press release, February 1.
294. Lo, T. et al. (December 2012) Thinning, stacking, and TSV proximity effects for poly and high-κ/metal gate CMOS devices in an advanced 3D integration process, (TSMC). IEDM.
295. Arnaud, F. et al. (5 December 2011) Technology-circuit convergence for full-SOC platform in 28 nm and beyond, (STMicroelectronics Crolles). IEDM.
296. Iyer, S.S. (December 2012) The evolution of dense embedded memory in high performance logic technologies, (IBM). IEDM.
297. Golz, J. et al. (June 2011) 3D stackable 32 nm high-κ/metal gate SOI embedded DRAM prototype, (IBM). VLSI Circuits Symposium.
298. Batude, P. et al. (December 2011) Advances, challenges and opportunities in 3D CMOS sequential integration, (CEA-LETI, STMicro, EPFL). IEEE IEDM.
299. Kothandaraman, C. et al. (15 April 2012) Copper through silicon via (TSV) for 3D integration, (IBM). IRPS.
300. Liao, E.B. et al. (June 2013) An integrated air gap structure to achieve high-performance TSV interconnects for 28 nm 3D-IC integration, (TSMC). VLSI Technology Symposium.
301. Chang, M.F. et al. (2013) A high layer scalability TSV-based 3D-SRAM with semi-master-slave structure and self-times differential-TSV for high performance universal-memory-capacity platforms, (NTHU, ITRI, Fukuoka Institute). IEEE Journal of Solid-State Circuits, 48(6), 1521.
302. Tsai, T.C. et al. (April 2012) CMP process development for the via-middle 3D TSV applications at 28 nm technology node, (UMC). 27th Annual Advanced Metallization Conference, vol. 92, p. 29.
303. Cho, S. (27 October 2011) Technical challenges in TSV integration to Si, (Samsung). SEMATECH Symposium Korea.
304. Tezzaron (January 2012) Tezzaron FaStack stacking technology. White paper posted at http://www.tezzaron .com.
305. West, J., Choi, Y.S., and Vartuli, C. (June 2012) Practical implications of via-middle Cu TSV-induced stress in a 28 nm CMOS technology for wide-IO logic-memory interconnect, (Texas Instruments). VLSI Technology Symposium.
306. Farooq, M.G. et al. (December 2011) 3D copper TSV integration, testing and reliability, (IBM). IEEE IEDM.
307. Arnaud, F. et al. (5 December 2011) Technology-circuit convergence for full-SOC platform in 28 nm and beyond, (STMicroelectronics Crolles). IEDM.
308. Weis, C., Loi, I., Benini, L., and Wehn, N. (2013) Exploration and optimization of 3-D integrated DRAM subsystems, (University of Kaiserslautern, University of Bologna). IEEE Transactions on CAD of ICs and Systems, 32(4), 597.
309. Weis, C., Loi, L., Benini, L., and Wehn, N. (12 March 2012) An energy efficient DRAM subsystem for 3D integrated SoCs, (TU Kaiserslautern). DATE, p. 1138.
310. Chen, K., Li, S., Muralimanohar, N. et al. (12 March 2012) CACTI-3DD architecture-level modeling for 3D diestacked DRAM main memory, (HP Labs). DATE.
311. Meng, J. and Coskun, A.K. (12 March 2012) Analysis and runtime management of 3D systems with stacked DRAM for boosting energy efficiency, (Boston University), DATE, p. 611.
312. Secker, D., Ji, M., Wilson, J. et al. (29 May 2012) Co-design and optimization of a 256-GB/s 3D IC package with a controller and stacked DRAM, (Rambus). ECTC, p. 857.
313. Woo, D.H., Seong, N.H., and Lee, H.H.S. (7 August 2011) Heterogeneous die stacking of SRAM row cache and 3-D DRAM: An empirical design evaluation, (Intel, Georgia IT). MWSCAS.
314. Yun, W., Kang, K., and Kyung, C.M. (15 May 2011) Thermal-aware energy minimization of 3D-stacked L3 cache with error rate limitation, (KAIST). ISCAS, pp. 1672-1675.
315. Woo, D.H., Seong, N.H., and Lee, H.H.S. (2013) Pragmatic integration of an SRAM row cache in heterogeneous 3-D DRAM architecture using TSV, (Intel, Georgia IT). IEEE Transactions on VLSI Systems, 21(1), 1.
316. Wei, H., Wu, T.F., Sekar, D. et al. (December 2012) Cooling three-dimensional integrated circuits using power delivery networks, (Stanford University, Monolithic 3D, Rambus). IEDM.
317. Xu, Z. and Lu, J.Q. (December 2012) Hybrid modeling and analysis of different through-silicon-via (TSV)-based 3D power distribution networks, (Rensselaer Polytech). IEDM.
318. Fick, D. et al. (February 2012) Centip3De:A 3930DMIPS/W configurable near-threshold 3D stacked system with 64 ARM Cortex-M3 cores, (University of Michigan). IEEE ISSCC.
319. Oprins, H., Cherman, V., Vandevelde, B. et al. (29 May 2012) Numerical and experimental characterization of the thermal behavior of a packaged DRAM-on-logic stack, (IMEC). ECTC, p. 1081.
320. Chien, H.C. et al. (29 May 2012) Thermal evaluation and analyses of 3D IC integration SiP with TSVs for network system applications, (ITRI). ECTC, p. 1866.
321. Milojevic, D., Oprins, H., Ryckaert, J. et al. (19 September 2011) DRAM-on-logic stack-calibrated thermal and mechanical models integrated into pathfinding flow, (IMEC). CICC.
322. Meng, J., Rossell, D., and Coskun, A.K. (25 July 2011) Exploring performance, power, and temperature characteristics of 3D systems with on-chip DRAM, (Boston University). IGCC, p. 1.
323. Meng, J. and Coskun, A.K. (12 March 2012) Analysis and runtime management of 3D systems with stacked DRAM for boosting energy efficiency, (Boston University), DATE, p. 611.
324. Yueh, W., Chatterjee, S., Trivedi, A.R., and Mukhopadhyay, S. (2013) Performance and robustness of 3-D integrated SRAM considering tier-to-tier thermal and supply crosstalk, (Georgia Institute of Technology). IEEE Transactions on Components Packaging and Manufacturing Technology, 3(6).
325. Liao, W.S. et al. (June 2013) 3D IC heterogeneous integration of GPS RF receiver, baseband and DRAM on CoWoS with system BIST solution, (TSMC), VLSI Circuits Symposium.
326. Chou, C.W., Huang, Y.J., and Li, J.F. (2013) A built-in self-repair scheme for 3-D RAMs with interdie redundancy, (TSMC, Nat. Central U.). IEEE Transactions on CAD of ICs and Systems, 32(4), 572.
327. Hou, C.S. and Li, J.F. (April 2013) Allocation of RAM built-in self-repair circuits for SOC dies of 3D ICs, (National Central University), VLSI Test Symposium.
328. Lu, S.K., Lu, U.C., Pong, S.W., and Cheng, H.C. (April 2013) Efficient test and repair architectures for 3D TSV-based random access memories, (National Taiwan University of Science and Technology), VLSI-DAT.
329. Chou, Y.F., Kwai, D.M., Shieh, M.D., and Wu, C.W. (2013) Reactivation of spares for off-chip memory repair after die stacking in a 3-D IC with TSVs, (ITRI). IEEE Transactions on Circuits and Systems, 60(9).
330. Desai, S., Roy, S., and Chakraborty, K. (19 March 2012) Process variation aware DRAM design using block based adaptive body biasing algorithm, (Utah State University). ISQED.
331. Lee, H.W. et al. (February 2012) A 283.2 uW 800 Mb/s/pin DLL-based data self-aligner for through-silicon via (TSV) interface, (Korea University, Hynix). IEEE ISSCC.
332. Lim, S.B., Lee, H.W., Song, H., and Kim, C. (2013) A 247 uW 800 Mb/s/pin DLL-based data self-aligner for through silicon via (TSV) interface, (SK Hynix, Korea University of Seoul). IEEE Journal of Solid-State Circuits, 48(3), 711.
333. Kim, K., Pack, J.S., Kim, H. et al. (12 December 2011) Impedance of power distribution networks in TSV-based 3D-ICs, (KAIST). EDAPS, p. 1.
334. Chang, C.W. et al. (February 2013) Through-silicon-via-based double-side integrated microsystem for neural sensing applications, (National Chiao Tung University, China Medical University, Advanced Semiconductor Engineering Group). IEEE ISSCC.
335. Kim, K.D. et al. (June 2013)A New guard-ring technique to reduce coupling noise from through silicon via (TSV) utilizing inversion charge induced by interface charge, (SK Hynix, Seoul National University). VLSI Technology Symposium.
336. Wu, Q. and Zhang, T. (2011) Design techniques to facilitate processor power delivery in 3-D processor-DRAM integrated systems, (Rensselaer PI). IEEE Transactions on VLSI Systems, 19(9), 1655.
337. Ahmad, W., Chen, Q., Zheng, L.R., and Tenhunen, H. (7 December 2011) Decoupling capacitance for the power integrity of 3D-DRAM-over-logic system, (KTH, Kista). IEEE Electronics Packaging Technology Conference, p. 590.
338. Guo, W. et al. (December 2012) Impact of through silicon via induced mechanical stress on fully depleted bulk FinFET technology, (IMEC, KU Leuven). IEDM.
339. Murugesan, M. et al. (December 2012) Minimizing the local deformation induced around Cu-TSVs and CuSn/ InAu-microbumps in high-density 3D-LSIs, (NICHe, ASET, Tohoku University). IEE IEDM.
340. West, J., Choi, Y.S., and Vartuli, C. (June 2012) Practical implications of via-middle Cu TSV-induced stress in a 28 nm CMOS technology for wide-IO logic-memory interconnect, (Texas Instruments). VLSI Technology Symposium.
341. Murugesan, M., Fukushima, T., Bea, J.C. et al. (December 2013) Revisiting the silicon-lattice in the high-density 3D LSIs in the perspective of device reliability, (NICHe). IEEE IEDM.
342. Lee, K.W., Murugesan, M., Beal, J. et al. (December 2013) Characterization and reliability of 3D LSI and SIP, (Tohoku University). IEEE IEDM.
343. Guo, W. et al. (December 2013) Copper through silicon via induced keep out zone for 10 nm node bulk FinFET CMOS technology, (IMEC, Synopsys). IEEE IEDM.
344. Takaya, S. et al. (February 2013) A 100 GB/s wide I/O with 4096b TSVs through an active silicon interposer with in-place waveform capturing, (Kobe University, ASAET). IEEE ISSCC.
345. Liauw, Y.Y., Zhang, Z., Kim, W. et al. (February 2012) Nonvolatile 3D-FPGA with monolithocally stacked RRAM-based configuration memory, (Stanford University). IEEE ISSCC.
346. Daneshtalab, M., Ebrahimi, M., Liljeberg, P. et al. (20 June 2011) High-performance on-chip network platform for memory-on-processor architectures, (University of Turku). ReCoSoC.
347. Buttrick, M. and Kundu, S. (4 July 2011) Mitigating partitioning, routing, and yield concerns in 3D ICs by multiplexing TSVs, (University of Massachusetts). ISVLSI.
348. Sharifi, A. and Kandemir, M. (9 February 2011) Automatic feedback control of shared hybrid caches in 3D chip multiprocessors, (Pennsylvania State University). PDP, p. 393.
349. Tanachutiwat, S., Liu, M., and Wang, W. (September 2010) FPGA based on integration of CMOS and RRAM, (University Of Albany). IEEE Transactions on VLSI Systems, 19(11), 2023.
350. Saito, H. et al. (2010) A chip-stacked memory for on-chip SRAM-rich SoCs and processors, (NEC). IEEE Journal of Solid-State Circuits, 45(1), 15.
351. Kuroda, T. (June 2012) Near-field wireless connection for 3D-system integration, (Keio Univniversity). VLSI Technology Symposium.
352. Sugimori, Y. et al. (February 2009) A 2 Gb/s 15pJ/b/chip inductive-coupling programmable bus for NAND flash memory stacking, (Keio University, University of Tokyo). IEEE ISSCC.
353. Ishida, K. et al. (February 2009) A 1.8 V 30 nJ adaptive program-voltage (20 V) generator for 3D-integrated NAND flash SSD, (University of Tokyo, Toshiba). IEEE ISSCC.
354. Saito, M., Miur, N., and Kuroda, T. (Feb. 2010) A 2 Gb.s 1.8pJ/b/chip inductive-coupling through chip bus for 128-die NAND-flash memory stacking, (Keio University). IEEE ISSCC.
355. Saito, M. et al. (2010) 2 Gb/s 15 pJ/b/chip inductive-coupling programmable bus for NAND flash memory stacking, (Keio University, University of Tokyo). IEEE Journal of Solid-State Circuits, 45(1), 134.
356. Saito, M., Yoshida, Y., Miura, N. et al. (2010) 47% power reduction and 91% area reduction in inductivecoupling programmable bus for NAND flash memory stacking, (Keio University). IEEE Transactions on Circuits and Systems, 57(9), 2269.
357. Kuroda, T. (December 2010) ThruChip interface (TCI) for 3D integration of low-power system, (Keio University). IEDM.
358. 2 0.9pJ/b/chip 1-coil/channel ThruChip interface with coupled-resonator-based CDR for NAND flash memory stacking, (Keio University), IEEE ISSCC.
359. Saen, M. (2010) 3-D system integration of processor and multi-stacked SRAMs using inductive-coupling link, (Hitachi, Renesas, Keio University). IEEE Journal of Solid-State Circuits, 45(4), 856.
360. Ramini, L., Bertozzi, D., and Carloni, L.P. (9 May 2012) Engineering a bandwidth-scalable optical layer for a 3D multi-core processor with awareness of layout constraints, (University of Ferrara, Columbia University). NOCS.
361. Boeuf, F. et al. (December 2013) A multi-wavelength 3D-compatible silicon photonics platform on 300 mm SOI wafers for 25Gv/s applications, (STMicroelectronics, Luxtera). IEEE IEDM.