3D integration from the viewpoint of high-end server system design

Digest of Technical Papers - Symposium on VLSI Technology

Volumn , Issue , 2011, Pages 186-187

  Burns, Jeffrey L ^a  

^a IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

3D; 3D architecture; 3D design; 3DI

Indexed keywords

3-D INTEGRATION; 3D; 3D ARCHITECTURES; 3D DESIGN; 3DI; CO-DESIGN APPROACH; COMPUTATIONAL DENSITY; HIGH PERFORMANCE APPLICATIONS; HIGH-END SERVERS; MULTI-DISCIPLINARY; POTENTIAL BENEFITS; SERVER SYSTEM;

DESIGN; SYSTEMS ANALYSIS;

THREE DIMENSIONAL;

EID: 80052686294     PISSN: 07431562     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (8)

1. K. Banerjee, S. Souri, P. Kapur, K. Saraswat, "3-D ICs: a novel chip design for improving deep sub-micrometer interconnect performance and systems-on-chip integration", Proceedings of IEEE 89, pp. 602-603, 2001
2. J.A. Burns, C. K. Chen, J. M. Knect, P. W. Wyatt, "A wafer-scale 3-D circuit integration technology, IEEE Trans. on Electron Devices, Vol.53, No.10, pp. 2507-2516, 2006
3. K.W. Guarini et al., "Electrical integrity of state-of-the-art 0.13um SOI CMOS devices and circuits transferred for three-dimensional integrated circuit fabrication", Proceedings Of International Electron Devices Meeting, pp.943-945, 2002
4. J.U. Knickerbocker et al., "Three dimensional silicon integration using fine pitch interconnection, silicon processing and silicon carrier packaging technology", IEEE Custom Integrated Circuits Conference, pp. 659-662, 2005
5. R. Reif, A.Fan, C.Kuan-Neng, S.Das, "Fabrication technologies for three-dimensional integrated circuits", IEEE International Symposium on Quality-Aware Electronic Design, pp. 33-37, 2002
6. N. Swinnen et al., "3D integration by Cu-Cu thermo-compression bonding of extremely thinned bulk-Si die containing 10um pitch through-Si-vias", IEEE International Electron Devices Meeting, pp.1-4, Issue 11, 2006
7. C. Zhu, Z.Gu, Li Shang, R.P. Dick, R. Joseph, "Three-dimensional chip-multiprocessor run-time thermal management", IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, Vol.27, No.8, 2008
8. J.Cong, J.Wei, Y.Zhang, "A thermal-driven floorplanning algorithm for 3D ICs", IEEE International Conference on Computer Aided Design, pp.306-313, 2004