-
1
-
-
0031212918
-
Flash memory cells- An overview
-
Aug.
-
P. Pavan, R. Bez, P. Olivio, and E. Zanoni, "Flash memory cells- An overview," Proc. IEEE, vol. 85, no. 8, pp. 1248-1274, Aug. 1997.
-
(1997)
Proc. IEEE
, vol.85
, Issue.8
, pp. 1248-1274
-
-
Pavan, P.1
Bez, R.2
Olivio, P.3
Zanoni, E.4
-
2
-
-
3142773890
-
Introduction to flash memory
-
Apr.
-
R. Bez, E. Camerlenghi, A. Modelli, and A. Visconti, "Introduction to flash memory," Proc. IEEE, vol. 91, no. 4, pp. 489-502, Apr. 2003.
-
(2003)
Proc. IEEE
, vol.91
, Issue.4
, pp. 489-502
-
-
Bez, R.1
Camerlenghi, E.2
Modelli, A.3
Visconti, A.4
-
3
-
-
77957569722
-
Fabrication of ultra-thin line using sidewall structure and the application for nMOSFET
-
Feb.
-
S. K. Sung, Y. J. Choi, J. D. Lee, and B.-G. Park, "Fabrication of ultra-thin line using sidewall structure and the application for nMOSFET," in Proc. 6th Korean Conf. Semicond., Feb. 1999, pp. 617-618.
-
(1999)
Proc. 6th Korean Conf. Semicond.
, pp. 617-618
-
-
Sung, S.K.1
Choi, Y.J.2
Lee, J.D.3
Park, B.-G.4
-
4
-
-
0036494144
-
A spacer patterning technology for nanoscale CMOS
-
DOI 10.1109/16.987114, PII S0018938302015514
-
Y.-K. Choi, T.-J. King, and C. Hu, "A spacer patterning technology for nanoscale CMOS," IEEE Trans. Electron Devices, vol. 49, no. 3, pp. 436- 441, Mar. 2002. (Pubitemid 34404841)
-
(2002)
IEEE Transactions on Electron Devices
, vol.49
, Issue.3
, pp. 436-441
-
-
Choi, Y.-K.1
King, T.-J.2
Hu, C.3
-
5
-
-
0031362034
-
Novel polysilicon sidewall gate silicon-on-sapphire MOSFET for power amplifier applications
-
Oct.
-
R. A. Johnson, S. D. Kasa, P. R. de la Houssaye, G. A. Garcia, I. Lagnado, and P. M. Asbeck, "Novel polysilicon sidewall gate silicon-on-sapphire MOSFET for power amplifier applications," in Proc. IEEE SOI Conf., Oct. 1997, pp. 136-137.
-
(1997)
Proc. IEEE SOI Conf.
, pp. 136-137
-
-
Johnson, R.A.1
Kasa, S.D.2
De La Houssaye, P.R.3
Garcia, G.A.4
Lagnado, I.5
Asbeck, P.M.6
-
6
-
-
0033306958
-
High performance sub-0.1 ìmSOI polysilicon spacer gate MOSFET using large angle tilted implant for drain engineering
-
Oct.
-
K. H. To and J. C. S.Woo, "High performance sub-0.1 ìmSOI polysilicon spacer gate MOSFET using large angle tilted implant for drain engineering," in Proc. IEEE SOI Conf., Oct. 1999, pp. 94-95.
-
(1999)
Proc. IEEE SOI Conf.
, pp. 94-95
-
-
To, K.H.1
Woo, J.C.S.2
-
7
-
-
18544376885
-
100-nm CMOS gates patterned with 3 sigma below 10 nm
-
Feb.
-
H.-Y. Liu, C. H. Diaz, C. Chi, R. Kavari, P. Cheng, M. Cao, R. E. Gleason, B. S. Doyle, W. M. Greene, and G. Ray, "100-nm CMOS gates patterned with 3 sigma below 10 nm," Proc. SPIE, vol. 3331, pp. 375-381, Feb. 1998.
-
(1998)
Proc. SPIE
, vol.3331
, pp. 375-381
-
-
Liu, H.-Y.1
Diaz, C.H.2
Chi, C.3
Kavari, R.4
Cheng, P.5
Cao, M.6
Gleason, R.E.7
Doyle, B.S.8
Greene, W.M.9
Ray, G.10
-
8
-
-
0035981421
-
Fabrication of a 30-nm planar nMOSFETs based on the sidewall patterning technique
-
Oct.
-
W. Y. Choi, B. Y. Choi, Y. J. Choi, D.-S. Woo, S.-K. Sung, J. D. Lee, and B.-G. Park, "Fabrication of a 30-nm planar nMOSFETs based on the sidewall patterning technique," J. Korean Phys. Soc., vol. 41, no. 1, pp. 497-500, Oct. 2002.
-
(2002)
J. Korean Phys. Soc.
, vol.41
, Issue.1
, pp. 497-500
-
-
Choi, W.Y.1
Choi, B.Y.2
Choi, Y.J.3
Woo, D.-S.4
Sung, S.-K.5
Lee, J.D.6
Park, B.-G.7
-
9
-
-
3242685133
-
Singleelectron transistors fabricated with sidewall spacer patterning
-
Sep.-Dec.
-
B.-G. Park, D. H. Kim, K. R. Kim, K.-W. Song, and J. D. Lee, "Singleelectron transistors fabricated with sidewall spacer patterning," Superlattices Microstruct., vol. 34, no. 3-6, pp. 231-239, Sep.-Dec. 2003.
-
(2003)
Superlattices Microstruct.
, vol.34
, Issue.3-6
, pp. 231-239
-
-
Park, B.-G.1
Kim, D.H.2
Kim, K.R.3
Song, K.-W.4
Lee, J.D.5
-
10
-
-
68349144680
-
Independent double-gate Fin SONOS flash memory fabricated with sidewall spacer patterning
-
Aug.
-
J.-G. Yun, Y. Kim, I. H. Park, J. H. Lee, D. Kang, M. Lee, H. Shin, J. D. Lee, and B.-G. Park, "Independent double-gate Fin SONOS flash memory fabricated with sidewall spacer patterning," IEEE Trans. Electron Devices, vol. 56, no. 8, pp. 1721-1728, Aug. 2009.
-
(2009)
IEEE Trans. Electron Devices
, vol.56
, Issue.8
, pp. 1721-1728
-
-
Yun, J.-G.1
Kim, Y.2
Park, I.H.3
Lee, J.H.4
Kang, D.5
Lee, M.6
Shin, H.7
Lee, J.D.8
Park, B.-G.9
-
11
-
-
0004022746
-
-
Silvaco Int., Santa Clara, CA, Nov./Dec.
-
ATLAS User's Manual, Silvaco Int., Santa Clara, CA, Nov./Dec. 2008.
-
(2008)
ATLAS User's Manual
-
-
-
12
-
-
79151481974
-
-
a technical article by Plasmart, Suwon, South Korea
-
Deposition Process and Plasma, a technical article by Plasmart, Suwon, South Korea, 2004.
-
(2004)
Deposition Process and Plasma
-
-
-
13
-
-
4244029560
-
Ultra thin (<3 nm) high quality nitride/oxide stack gate dielectrics fabricated by in-situ rapid thermal processing
-
Dec.
-
B. Y. Kim, H. F. Luan, and D. L. Kwong, "Ultra thin (
-
(1987)
IEDM Tech. Dig.
, pp. 463-466
-
-
Kim, B.Y.1
Luan, H.F.2
Kwong, D.L.3
-
14
-
-
0035148396
-
Electrical characterization of ONO triple dielectric in SONOS nonvolatile memory device
-
Jan.
-
J. Bu and M. H. White, "Electrical characterization of ONO triple dielectric in SONOS nonvolatile memory device," Solid State Electron., vol. 45, no. 1, pp. 47-51, Jan. 2001.
-
(2001)
Solid State Electron.
, vol.45
, Issue.1
, pp. 47-51
-
-
Bu, J.1
White, M.H.2
-
15
-
-
34548729187
-
Reliability and processing effects of bandgap engineered sonos (BE-SONOS) flash memory
-
DOI 10.1109/RELPHY.2007.369888, 4227629, 2007 IEEE International Reliability Physics Symposium Proceedings, 45th Annual
-
S.-Y. Wang, H.-T. Lue, E.-K. Lai, L.-W. Yang, T. Yang, J.-C. Chen, J. Gong, K.-Y. Hsieh, R. Liu, and C. Y. Lu, "Reliability and processing effects of bandgap engineered SONOS (BE-SONOS) flash memory," in Proc. IEEE Annu. Int. Reliab. Phys. Symp., Apr. 2007, pp. 171-176. (Pubitemid 47431936)
-
(2007)
Annual Proceedings - Reliability Physics (Symposium)
, pp. 171-176
-
-
Wang, S.-Y.1
Lue, H.-T.2
Lai, E.-K.3
Yang, L.-W.4
Yang, T.5
Chen, K.-C.6
Gong, J.7
Hsieh, K.-Y.8
Liu, R.9
Lu, C.Y.10
-
16
-
-
59849096537
-
Tunnel barrier engineering for non-volatile memory
-
Dec.
-
J. Jung and W. J. Cho, "Tunnel barrier engineering for non-volatile memory," J. Semicond. Technol. Sci., vol. 8, no. 1, pp. 32-39, Dec. 2008.
-
(2008)
J. Semicond. Technol. Sci.
, vol.8
, Issue.1
, pp. 32-39
-
-
Jung, J.1
Cho, W.J.2
-
17
-
-
33646740226
-
Design and optimization of two-bit doublegate nonvolatile memory cell for highly reliable operation
-
May
-
S. Cho, I. H. Park, T. H. Kim, J. S. Sim, K.-W. Song, J. D. Lee, H. Shin, and B.-G. Park, "Design and optimization of two-bit doublegate nonvolatile memory cell for highly reliable operation," IEEE Trans. Nanotechnol., vol. 5, no. 3, pp. 180-185, May 2006.
-
(2006)
IEEE Trans. Nanotechnol.
, vol.5
, Issue.3
, pp. 180-185
-
-
Cho, S.1
Park, I.H.2
Kim, T.H.3
Sim, J.S.4
Song, K.-W.5
Lee, J.D.6
Shin, H.7
Park, B.-G.8
-
18
-
-
63749087641
-
Establishing read operation bias schemes for 3-D pillar structure flash memory devices to overcome paired cell interference (pCI)
-
May
-
S. Cho, I. H. Park, J. H. Lee, J.-G. Yun, D.-H. Kim, J. D. Lee, H. Shin, and B.-G. Park, "Establishing read operation bias schemes for 3-D pillar structure flash memory devices to overcome paired cell interference (pCI)," IEICE Trans. Electron., vol. E91-C, no. 5, pp. 731-735, May 2008.
-
(2008)
IEICE Trans. Electron.
, vol.E91-C
, Issue.5
, pp. 731-735
-
-
Cho, S.1
Park, I.H.2
Lee, J.H.3
Yun, J.-G.4
Kim, D.-H.5
Lee, J.D.6
Shin, H.7
Park, B.-G.8
-
19
-
-
77950408870
-
Design consideration for vertical nonvolatile memory device regarding gateinduced barrier lowering (GIBL)
-
May
-
S. Cho, J. H. Lee, G. S. Lee, J. D. Lee, H. Shin, and B.-G. Park, "Design consideration for vertical nonvolatile memory device regarding gateinduced barrier lowering (GIBL)," IEICE Trans. Electron., vol. E92-C, no. 5, pp. 620-626, May 2009.
-
(2009)
IEICE Trans. Electron.
, vol.E92-C
, Issue.5
, pp. 620-626
-
-
Cho, S.1
Lee, J.H.2
Lee, G.S.3
Lee, J.D.4
Shin, H.5
Park, B.-G.6
-
20
-
-
33751530682
-
Investigation of the TiN gate electrode with tunable work function and its application for FinFET fabrication
-
Nov.
-
Y. Liu, S. Kijima, E. Sugimata, M. Masahara, K. Endo, T. Matsukawa, K. Ishii, K. Sakamoto, T. Sekigawa, H. Yamauchi, Y. Takanashi, and E. Suzuki, "Investigation of the TiN gate electrode with tunable work function and its application for FinFET fabrication," IEEE Trans. Nanotechnol., vol. 5, no. 6, pp. 723-730, Nov. 2006.
-
(2006)
IEEE Trans. Nanotechnol.
, vol.5
, Issue.6
, pp. 723-730
-
-
Liu, Y.1
Kijima, S.2
Sugimata, E.3
Masahara, M.4
Endo, K.5
Matsukawa, T.6
Ishii, K.7
Sakamoto, K.8
Sekigawa, T.9
Yamauchi, H.10
Takanashi, Y.11
Suzuki, E.12
-
22
-
-
0030291637
-
A 117-mm2 3.3-V only 128 Mb multilevel NAND flash memory for mass storage applications
-
Nov.
-
T.-S. Jung, Y.-J. Choi, K.-D. Suh, B.-H. Suh, J.-K. Kim, Y.-H. Lim, Y.-N. Koh, J.-W. Park, K.-J. Lee, J.-H. Park, K.-T. Park, J.-R. Kim, J.-H. Yi, and H.-K. Lim, "A 117-mm2 3.3-V only 128 Mb multilevel NAND flash memory for mass storage applications," IEEE J. Solid-State Circuits, vol. 31, no. 11, pp. 1535-1583, Nov. 1996.
-
(1996)
IEEE J. Solid-State Circuits
, vol.31
, Issue.11
, pp. 1535-1583
-
-
Jung, T.-S.1
Choi, Y.-J.2
Suh, K.-D.3
Suh, B.-H.4
Kim, J.-K.5
Lim, Y.-H.6
Koh, Y.-N.7
Park, J.-W.8
Lee, K.-J.9
Park, J.-H.10
Park, K.-T.11
Kim, J.-R.12
Yi, J.-H.13
Lim, H.-K.14
-
23
-
-
59349087260
-
Reliability improvements in 50 nm MLC NAND flash memory using short voltage programming pulses
-
Feb.
-
F. Irrera, I. Piccoli, G. Puzzilli, M. Rossini, and T. Vali, "Reliability improvements in 50 nm MLC NAND flash memory using short voltage programming pulses," Microelectron. Reliab., vol. 49, no. 2, pp. 135-138, Feb. 2009.
-
(2009)
Microelectron. Reliab.
, vol.49
, Issue.2
, pp. 135-138
-
-
Irrera, F.1
Piccoli, I.2
Puzzilli, G.3
Rossini, M.4
Vali, T.5
|