-
1
-
-
34250843273
-
Adaptive self refresh scheme for battery operated high-density mobile dram applications
-
13-15 Nov.
-
Jin-Hong Ahn, Bong-Hwa Jeong, Saeng-Hwan Kim, Shin-Ho Chu, Sung-Kwon Cho, Han-Jin Lee, Min-Ho Kim, Sang-Il Park, Sung-Won Shin, Jun-Ho Lee, Bong-Seok Han, Jae-Keun Hong, P.B. Moran, Yong-Tak Kim, "Adaptive Self Refresh Scheme for Battery Operated High-Density Mobile DRAM Applications," Solid-State Circuits Conference, 2006. ASSCC 2006. IEEE Asian, vol., no., pp.319-322, 13-15 Nov. 2006.
-
(2006)
Solid-State Circuits Conference, 2006. ASSCC 2006. IEEE Asian
, pp. 319-322
-
-
Ahn, J.-H.1
Jeong, B.-H.2
Kim, S.-H.3
Chu, S.-H.4
Cho, S.-K.5
Lee, H.-J.6
Kim, M.-H.7
Park, S.-I.8
Shin, S.-W.9
Lee, J.-H.10
Han, B.-S.11
Hong, J.-K.12
Moran, P.B.13
Kim, Y.-T.14
-
2
-
-
47349120126
-
Smart refresh: An enhanced memory controller design for reducing energy in conventional and 3D die-stacked DRAMs
-
1-5 Dec.
-
M. Ghosh, H.-H.S. Lee, "Smart Refresh: An Enhanced Memory Controller Design for Reducing Energy in Conventional and 3D Die-Stacked DRAMs," Microarchitecture, 2007. MICRO 2007. 40th Annual IEEE/ACM International Symposium on, vol., no., pp.134-145, 1-5 Dec. 2007.
-
(2007)
Microarchitecture, 2007. MICRO 2007. 40th Annual IEEE/ACM International Symposium on
, pp. 134-145
-
-
Ghosh, M.1
Lee, H.-H.S.2
-
3
-
-
77954995377
-
Reducing cache power with low-cost, multi-bit error-correcting codes
-
ACM, New York, NY
-
C. Wilkerson, A. R. Alameldeen, Z. Chishti, W. Wu, D. Somasekhar, S. Lu, "Reducing cache power with low-cost, multi-bit error-correcting codes," In Proceedings of the 37th Annual international Symposium on Computer Architecture (Saint-Malo, France, June 19-23, 2010). ISCA '10. ACM, New York, NY, 83-93.
-
Proceedings of the 37th Annual International Symposium on Computer Architecture (Saint-Malo, France, June 19-23, 2010). ISCA '10.
, pp. 83-93
-
-
Wilkerson, C.1
Alameldeen, A.R.2
Chishti, Z.3
Wu, W.4
Somasekhar, D.5
Lu, S.6
-
4
-
-
0027853545
-
Low power self refresh mode DRAM with temperature detecting circuit
-
19-21 May
-
Y. Kagenishi, H. Hirano, A. Shibayama, H. Kotani, N. Moriwaki, M. Kojima, T. Sumi, "Low power self refresh mode DRAM with temperature detecting circuit," VLSI Circuits, 1993. Digest of Technical Papers. 1993 Symposium on, vol., no., pp. 43-44, 19-21 May 1993.
-
(1993)
VLSI Circuits, 1993. Digest of Technical Papers. 1993 Symposium on
, pp. 43-44
-
-
Kagenishi, Y.1
Hirano, H.2
Shibayama, A.3
Kotani, H.4
Moriwaki, N.5
Kojima, M.6
Sumi, T.7
-
5
-
-
49749103125
-
Dynamic voltage scaling of supply and body bias exploiting software runtime distribution
-
10-14 March
-
Sungpack Hong, Sungjoo Yoo, Byeong Bin, Kyu-Myung Choi, Soo-Kwan Eo, Taehwan Kim, "Dynamic Voltage Scaling of Supply and Body Bias Exploiting Software Runtime Distribution," Design, Automation and Test in Europe, 2008. DATE '08, vol., no., pp.242-247, 10-14 March 2008.
-
(2008)
Design, Automation and Test in Europe, 2008. DATE '08
, pp. 242-247
-
-
Hong, S.1
Yoo, S.2
Bin, B.3
Choi, K.-M.4
Eo, S.-K.5
Kim, T.6
-
6
-
-
0032099759
-
On the retention time distribution of dynamic random access memory (DRAM)
-
Jun
-
T. Hamamoto, S. Sugiura, S. Sawada, "On the retention time distribution of dynamic random access memory (DRAM)," Electron Devices, IEEE Transactions on, vol.45, no.6, pp.1300-1309, Jun 1998.
-
(1998)
Electron Devices, IEEE Transactions on
, vol.45
, Issue.6
, pp. 1300-1309
-
-
Hamamoto, T.1
Sugiura, S.2
Sawada, S.3
-
7
-
-
34250710630
-
Analysis of thermal variation of DRAM retention time
-
26-30 March
-
M.H. Cho, Y.I. Kim, D.S. Woo, S.W. Kim, M.S. Shim, Y.J. Park, W.S. Lee, B.I. Ryu, "Analysis of Thermal Variation of DRAM Retention Time," Reliability Physics Symposium Proceedings, 2006. 44th Annual., IEEE International, vol., no., pp.433-436, 26-30 March 2006.
-
(2006)
Reliability Physics Symposium Proceedings, 2006. 44th Annual., IEEE International
, pp. 433-436
-
-
Cho, M.H.1
Kim, Y.I.2
Woo, D.S.3
Kim, S.W.4
Shim, M.S.5
Park, Y.J.6
Lee, W.S.7
Ryu, B.I.8
-
8
-
-
79960852894
-
Investigation of cell leakage and data retention in eDRAM
-
19-21 Sept.
-
M. Hashimoto, R. Baumann, "Investigation of cell leakage and data retention in eDRAM," Solid-State Circuits Conference, 2000. ESSCIRC '00. Proceedings of the 26th European, vol., no., pp. 356-359, 19-21 Sept. 2000.
-
(2000)
Solid-State Circuits Conference, 2000. ESSCIRC '00. Proceedings of the 26th European
, pp. 356-359
-
-
Hashimoto, M.1
Baumann, R.2
-
10
-
-
16244375550
-
Soft error and energy consumption interactions: A data cache perspective
-
Lin Li, V. Degalahal, N. Vijaykrishnan, M. Kandemir, M.J. Irwin, "Soft Error and Energy Consumption Interactions: A Data Cache Perspective," Low Power Electronics and Design, 2004. ISLPED '04. Proceedings of the 2004 International Symposium on, vol., no., pp. 132-137, 2004.
-
(2004)
Low Power Electronics and Design, 2004. ISLPED '04. Proceedings of the 2004 International Symposium on
, pp. 132-137
-
-
Li, L.1
Degalahal, V.2
Vijaykrishnan, N.3
Kandemir, M.4
Irwin, M.J.5
-
11
-
-
46249121123
-
Low-power high-throughput BCH error correction VLSI design for multi-level cell NAND flash memories
-
Oct.
-
Wei Liu, Junrye Rho, Wonyong Sung, "Low-Power High-Throughput BCH Error Correction VLSI Design for Multi-Level Cell NAND Flash Memories," Signal Processing Systems Design and Implementation, 2006. SIPS '06. IEEE Workshop on, vol., no., pp.303-308, Oct. 2006.
-
(2006)
Signal Processing Systems Design and Implementation, 2006. SIPS '06. IEEE Workshop on
, pp. 303-308
-
-
Liu, W.1
Rho, J.2
Sung, W.3
-
12
-
-
67650930109
-
A framework for energy-consumption-based design space exploration for wireless sensor nodes
-
July
-
S. Chouhan, R. Bose, M. Balakrishnan, "A Framework for Energy-Consumption-Based Design Space Exploration for Wireless Sensor Nodes," Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol.28, no.7, pp.1017-1024, July 2009.
-
(2009)
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
, vol.28
, Issue.7
, pp. 1017-1024
-
-
Chouhan, S.1
Bose, R.2
Balakrishnan, M.3
|