Novel 3-dimensional Dual Control-gate with Surrounding Floating-gate (DC-SF) NAND flash cell for 1Tb file storage application

Technical Digest - International Electron Devices Meeting, IEDM

Volumn , Issue , 2010, Pages

  Whang, SungJin ^a   Lee, KiHong ^a   Shin, DaeGyu ^a   Kim, BeomYong ^a   Kim, MinSoo ^a   Bin, JinHo ^a   Han, JiHye ^a   Kim, SungJun ^a   Lee, BoMi ^a   Jung, YoungKyun ^a   Cho, SungYoon ^a   Shin, ChangHee ^a   Yoo, HyunSeung ^a   Choi, SangMoo ^a   Hong, Kwon ^a   Aritome, Seiichi ^a   Park, SungKi ^a   Hong, SungJoo ^a  

^a Hynix Semiconductor Inc   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

3-DIMENSIONAL; CELL OPERATION; CONTROL GATES; COUPLING RATIOS; DUAL CONTROL; FILE STORAGE; FLOATING-GATES; LOW VOLTAGES; MULTI-BITS; NAND FLASH;

ELECTRON DEVICES;

EID: 79951846898     PISSN: 01631918     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IEDM.2010.5703447     Document Type: Conference Paper

References (12)

1. S. Aritome, et al., "A 0.67um2 Self-Aligned Shallow Trench Isolation Cell(SA-STI CELL) for 3V-only 256Mbit NAND EEPROMs", IEEE IEDM Technical Digest, pp. 61-64, 1994.
2. S. Aritome, "Advanced Flash Memory Technology and Trends for File Storage Application", IEEE IEDM Technical Digest, pp. 763-766, 2000.
3. H. Tanaka, et al., "Bit Cost Scalable Technology with Punch and Plug Process for Ultra High Density Flash Memory", VLSI Symposium Tech. Dig., 2007, pp. 14-15.
4. Yoshiaki Fukuzumi, et al., "Optimal Integration and Characteristics of Vertical Array Devices for Ultra-High Density, Bit-Cost Scalable Flash Memory", IEEE IEDM Technical Digest, pp. 449-452, 2007.
5. Yosuke Komori, et al., "Disturbless Flash Memory due to High Boost Efficiency on BiCS Structure and Optimal Memory Film Stack for Ultra High Density Storage Device", IEEE IEDM Technical Digest, pp. 851-854, 2008.
6. Ryota. Katsumata, et al., "Pipe-shaped BiCS Flash Memory with 16 Stacked Layers and Multi-Level-Cell Operation for Ultra High Density Storage Devices", VLSI Symposium Tech. Dig., 2009, pp. 136-137.
7. Takashi Maeda, et al., "Multi-stacked 1G cell/layer Pipe-shaped BiCS Flash Memory", VLSI Symposium Tech. Dig., 2009, pp. 22-23.
8. Megumi Ishiduki, et al., "Optimal Device Structure for Pipe-shaped BiCS Flash Memory for Ultra High Density Storage Device with Excellent Performance and Reliability", IEEE IEDM Technical Digest, pp. 625-628, 2009.
9. WonJoo Kim, et al., "Multi-Layered Vertical Gate NAND Flash Overcoming Stacking Limit for Terabit Density Storage", VLSI Symposium Tech. Dig., 2009, pp. 188-189.
10. JaeHoon Jang, et al., "Vertical Cell Array using TCAT(Terabit Cell Array Transistor) Technology for Ultra High Density NAND Flash Memory", VLSI Symposium Tech. Dig., 2009, pp. 192-193.
11. MoonSik Seo, SungKye Park, and Tetsuo Endoh, "The 3-dimensional vertical FG NAND flash memory cell arrays with the novel electrical S/D technique using the extended sidewall control gate (ESCG)", IMW, 2010, pp. 146-149.
12. ChangSeok Kang, et al., "Effects of Lateral Charge Spreading on the Reliability of TANOS(TaN/AlO/SiN/Oxide/Si) NAND Flash Memory", IRPS, 2007, pp. 167-169.