Cross-point architecture for spin-transfer torque magnetic random access memory

IEEE Transactions on Nanotechnology

Volumn 11, Issue 5, 2012, Pages 907-917

  Zhao, Weisheng ^a   Chaudhuri, Sumanta ^c   Accoto, Celso ^a   Klein, Jacques Olivier ^a   Chappert, Claude ^a   Mazoyer, Pascale ^b  

^a UNIVERSITÉ PARIS SACLAY   (France)

^b STMICROELECTRONICS   (France)

^c IMPERIAL COLLEGE LONDON   (United Kingdom)

Author keywords

Cross point; high density; high speed; magnetic tunnel junction; spin transfer torque (STT)

Indexed keywords

CROSS-POINT; HIGH-DENSITY; HIGH-SPEED; MAGNETIC TUNNEL JUNCTION; SPIN TRANSFER TORQUE;

COMPUTER SIMULATION; MAGNETIC STORAGE; MEMORY ARCHITECTURE; SPICE;

MRAM DEVICES;

EID: 84866125003     PISSN: 1536125X     EISSN: None     Source Type: Journal    
DOI: 10.1109/TNANO.2012.2206051     Document Type: Article

References (37)

1. C. Chappert, A. Fert, and F. Nguyen Van Dau, "The emergence of spin electronics in data storage," Nat. Mater., vol. 6, pp. 813-823, 2007. (Pubitemid 350050577)
2. I. L. Prejbeanu, M. Kerekes, R. C. Sousa, H. Sibuet, O. Redon, B. Dieny, and J. P. Nozières, "Thermally assisted MRAM," J. Phys, -Condens. Matter, p. 165218, 2007.
3. T. Kawahara, R. Takemura, K. Miura, J. Hayakawa, S. Ikeda, Y. Lee, R. Sasaki, Y. Goto, K. Ito, I. Meguro, F. Matsukura, H. Takahashi, H. Matsuoka, and H. Ohno, "2Mb spin-transfer torque RAM (SPRAM) with bit-by-bit bidirectional current write and parallelizing-direction current read," in Proc. IEEE Int. Solid-State Circuits Conf., Feb. 2007, pp. 480-481.
4. C. J. Lin, S. H. Kang, Y. J. Wang, K. Lee, X. Zhu, W. C. Chen, X. Li, W. N. Hsu, Y. C. Kao,M. T. Liu,W. C. Chen, Y. C. Lin, M. Nowak, N. Yu, and L. Tran,, "45 nm low power CMOS logic compatible embedded STT MRAM utilizing a reverse-connection 1T/1MTJ cell," in Proc. IEEE Int. Electron. Devices Meeting, 2009, pp. 279-282.
5. Everspin (2012). [Online]. Available: http://www.everspin.com
6. B. N. Engel, J. Akerman, B. Butcher, R. W. Dave, M. DeHerrera, M. Durlam, G. Grynkewich, J. Janesky, S. V. Pietambaram, N. D. Rizzo, J. M. Slaughter, K. Smith, J. J. Sun, and S. Tehrani, "A 4-Mb toggleMRAM based on a novel bit and switching method," IEEE Trans. Magn., vol. 41, no. 1, pp. 132-136, Jan. 2005. (Pubitemid 40136365)
7. S. S. P. Parkin, M. Hayashi, and L. Thomas, "Magnetic domain-wall racetrack memory," Science, vol. 320, pp. 190-194, 2008. (Pubitemid 351521407)
8. W. S. Zhao, J. Duval, D. Ravelosona, J.-O. Klein, J. V. Kim, and C. Chappert, "A compact model of domain wall propagation for logic and memory design," J. Appl. Phys., vol. 109, p. 07D501, 2011.
9. A. D. Kent and D. L. Stein, "Annular spin-transfer memory element," IEEE Trans. Nanotechnol., vol. 10, no. 1, pp. 129-134, Jan. 2011.
10. S. Yuasa, T. Nagahama, A. Fukushima, Y. Suzuki, and K. Ando, "Giant room-temperature magnetoresistance in single-crystal Fe/MgO/Fe magnetic tunnel junctions," Nat. Mater., vol. 3, pp. 868-871, 2004.
11. W. S Zhao, E. Belhaire, C. Chappert, and P. Mazoyer, "Spin transfer torque (STT)-MRAM based run time reconfigurationFPGAcircuit," ACMTrans. Embedded Comput. Syst., vol. 9, no. 2, Oct. 2009, article 14.
12. S. Liu, X. S. Hu, J. Nahas, M. Niemier, W. Porod, and G. Bernstein, "Magnetic-electrical interface for nanomagnet logic," IEEE Trans. Nanotechnol., vol. 10, no. 4, pp. 757-763, Jul. 2011.
13. K. Tsuchida, T. Inaba, K. Fujita, Y. Ueda, T. Shimizu, Y. Asao, T. Kajiyama, M. Iwayama, K. Sugiura, S. Ikegawa, T. Kishi, T. Kai, M. Amano, N. Shimomura, H. Yoda, and Y. Watanabe, "A 64Mb MRAM with clamped-reference and adequate-reference schemes," in Proc. IEEE Int. Solid-State Circuits Conf., 2010, pp. 258-259.
14. S. Chung, K.-M. Rho, S.-D. Kim, H.-J. Suh, D.-J. Kim, H.-J. Kim, S.-H. Lee, J.-H. Park, H.-M. Hwang, S.-M. Hwang, J.-Y. Lee, Y.-B. An, J.-U. Yi, Y.-H. Seo, D.-H. Jung, M.-S. Lee, S.-H. Cho, J.-N. Kim, G.-J. Park, J. Gyuan, A. Driskill-Smith, V. Nikitin, A. Ong, X. Tang, K. Yongki J.-S. Rho, S.-K. Park, S.-W. Chung, J.-G. Jeong, and S.-J. Hong, "Fully integrated 54 nm STT-RAM with the smallest bit cell dimension," in Proc. IEEE Int. Electron. Devices Meeting, 2010, pp. 304-307.
15. International Roadmap for semiconductor (ITRS), 2010 ERD Update.
16. J. C. Slonczewski, "Current-driven excitation of magnetic multilayers," J. Magn. Magn. Mater., vol. 159, pp. L1-L7, 1996. (Pubitemid 126356952)
17. D. C. Worledge, G. Hu, D. W. Abraham, J. Z. Sun, P. L. Trouilloud, J. Nowak, S. Brown, M. C. Gaidis, E. J. O'Sullivan, and R. P. Robertazzi, "Spin torque switching of perpendicular Ta|CoFeB|MgO-based magnetic tunnel junctions," Appl. Phys. Lett., vol. 98, p. 022501.2, 2011.
18. E. Linn, R. Rosezin, C. Kugeler, and R.Waser, "Complementary resistive switches for passive nanocrossbar memories," Nat. Mater., vol. 9, pp. 403-406, 2010.
19. M. B. Leslie and R. J. Baker, "Noise-shaping sense amplifier for MRAM cross-point arrays," IEEE J. Solid-State Circuits, vol. 41, no. 3, pp. 699-704, Mar. 2006. (Pubitemid 43327062)
20. Y. Chen, G.-Y. Jung, D. A. A. Ohlberg, X. Li,D. R. Stewart, J.O. Jeppesen, K. A. Nielsen, J. F. Stoddart, and R. S. Williams, "Nanoscale molecularswitch crossbar circuits," Nanotechnology, vol. 14, pp. 462-468, 2003.
21. N. Sakimura, T. Sugibayashi, T. Honda, S. Miura, H. Numata, H. Hada, and S. A. Tahara, "A 512Kb cross-point-cell MRAM," in Proc. IEEE Solid-State Circuits Conf., 2003, pp. 278-279.
22. C. Nauenheim, "Integration of resistive switching devices in crossbar structures," Forschungszentrum Julich, vol. 10, pp. 20-22, 2009.
23. Y. Zhang, W. S. Zhao, D. Ravelosona, J.-O. Klein, J.-V. Kim, and C. Chappert, "Compact modeling of perpendicular-anistropy CoFeB/MgO magnetic tunnel junctions," IEEE Trans. Electron Devices, vol. 59, no. 3, pp. 819-826, Mar. 2011.
24. Manuel of Design Kit for CMOS 65 nm, STMicroelectronics, Crolles, France, 2009.
25. W. S Zhao, C. Chappert, V. Javerliac, and J.-P. Noizière, "High speed, high stability and low power sensing amplifier for MTJ/CMOS hybrid logic circuits," IEEE Trans. Magn., vol. 45, no. 10, pp. 3784-3787, Oct. 2009.
26. W. S. Zhao, T. Devolder, Y. Lakys, J.-O. Klein, C. Chappert, and P. Mazoyer, "Design considerations and strategies for highreliable STT-MRAM," Microelectron. Reliab., vol. 51, pp. 1454-1458, 2011.
27. T. Kawahara, "Scalable spin-transfer torque RAM technology for normally-off computing," IEEE Des. Test Comput., vol. 28, no. 1, pp. 52-63, Jan./Feb. 2011.
28. G. Prenat, M. El baraji, W. Guo, R. Sousa, L. Buda-Prejbeanu, B. Dieny, V. Javerliac, J.-P. Noizière,W. S. Zhao, and E. Belhaire, "CMOS/magnetic hybrid architectures," in Proc. IEEE Int. Conf. Electron., Circuits Systems, Dec., 2007, Morocco, pp. 190-193.
29. J. D. Harms, F. Ebrahimi, X. Yao, and J.-P. Wang, "SPICE macromodel of spin-torque-transfer-operated magnetic tunnel junctions," IEEE Trans. Electron Devices, vol. 57, no. 6, pp. 1425-1430, Jun. 2010.
30. S. Ikeda et al., "Aperpendicular-anisotropy CoFeB-MgO magnetic tunnel junction," Nat. Mater., vol. 9, pp. 721-724, 2010.
31. W. Kim et al., "Extended scalability of perpendicular STT-MRAM towards sub-20 nm MTJ node," in Proc. IEEE Int. Electron. Devices Meeting, Dec., 2011, p. 24.1.
32. Y. Lakys, W. S. Zhao, T. Devolder, Y. Zhang, J.-O. Klein, D. Ravelosona, and C. Chappert, "Self-enabled "Error-free" switching circuits for spin transfer torque MRAM and logic," IEEE Trans. Magn., 2012, to be published. DOI: 10.1109/TMAG.2012.2194790.
33. International Roadmap for semiconductor (ITRS), 2010 Power Section.
34. D. B. Strukov, G. S. Snider, D. R. Stewart, and R. S. Williams, "The missing memristor found," Nature, vol. 453, pp. 80-83, Jan. 2008. (Pubitemid 351630336)
35. S. H. Jo, K. H. Kim, and W. Lu, "High-density crossbar arrays based on a Si memristive System," Nano Lett., vol. 9, pp. 870-874, 2009.
36. G. Agnus, W. S. Zhao, V. Derycke, A. Filoramo, C. Gamrat, and J.-P. Bourgoin, "2-terminal carbon nanotube programmable devices for adaptive architectures," Adv. Mater., vol. 22, pp. 702-706, 2010.
37. W. S. Zhao, G. Agnus, V. Derycke, A. Filoramo, C. Gamrat, and J.-P. Bourgoin, "Nanotube devices based crossbar architecture: Toward neuromorphic computing," Nanotechnology, vol. 21, p. 175202, 2010.