Error correction codes for non-volatile memories

Error Correction Codes for Non-Volatile Memories

Volumn , Issue , 2008, Pages 1-337

  Micheloni, Rino ^a   Marelli, Alessia ^a   Ravasio, Roberto ^a  

^a Cisco Photonics Italy Srl   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 84892327744     PISSN: None     EISSN: None     Source Type: Book    
DOI: 10.1007/978-1-4020-8391-4     Document Type: Book

References (363)

1. A. Abedi, A. K. Khandani, "An Analytical Method for Approximate Performance Evaluation of Binary Linear Block Codes" in IEEE Transactions on Communications, Vol. 52, February 2004.
2. E. F. Assmus, J. D. Key, "Design and Their codes", Cambridge University Press, 1992.
3. R. E. Blahut, "Theory and Practice of Error Control Codes", Addsion-Wesley Publishing Company, 1983.
4. A. R. Calderbank, "The Art of Signaling: Fifty Years of Coding Theory" in IEEE Transactions on Information Theory, Vol. 44, October 1998.
5. D. J. Costello, J. Hagenauer, H. Imai, S. B. Wicker, "Applications of Error-Control Coding" in IEEE Transactions on Information Theory, Vol. 44, October 1998.
6. D. J. Costello, J. Hagenauer, H. Imai, S. B. Wicker, "Applications of Error-Control Coding" in IEEE Transactions on Information Theory, Vol. 6, October 1998.
7. D. R. Douglas, "Cryptography: Theory and Practice", CRC Press, 1995.
8. W. Feng, J. Yuan, B. Vucetic, "A Code-Matched Interleaver Design for Turbo Codes" in IEEE Transactions on Communications, Vol. 50, June 2002.
9. F. Guida, E. Montolivo, G. M. Pascetti, "Evaluation of the Performance of Binary Error Correcting Codes over Gaussian QAM Channels" in Electronics Letters, Vol. 30, November 1994.
10. D. R. Hankerson, D. G. Hoffman, D. A. Leonard, C. C. Lindner, K. T. Phelps, C. A. Rodger, J. R. Wall, "Coding Theory and Cryptography the essentials", Marcel Dekker Inc., 1991.
11. R. Hill, "A First Course in Coding Theory", in Claredon Press, Oxford 1986.
12. A. Jiri, "Foundation of Coding", John Wiley and Sons Inc., 1991.
13. G. A. Jones, J. M. Jones, "Informations and Coding Theory", Springer, 2000.
14. A. S. A. G. Khaled, R. J. McEliece, A. M. Odlyzka, H. C. A. von Tilborg, "On the Existence of Optimum Cyclic Burst-Correcting Codes" in IEEE Transactions on Information Theory, Vol. 32, November 1986.
15. S. Lin, D. J. Costello, "Error Control Coding: Fundamentals and Applications", F. F. Kuo Editor, 1983.
16. F. J. MacWilliams, N. J. A. Sloane, "The Theory of Error-Correcting Codes", North- Holland Publishing Company, 1978.
17. H. B. Mann, "Error Correcting Codes", John Wiley & Sons Inc., 1968.
18. B. Marcus, J. Rosenthal, "Codes, Systems and Graphical Models", Springer-Verlag, 2001.
19. T. K. Moon, "Error Correcting Coding - Mathematical Methods and Algorithms", John Wiley and Sons Inc., 2005.
20. R. H. Morelos-Zaragoza, "The Art of Error-Correcting Coding", John Wiley and Sons Inc., 2002.
21. C. Nill, C. E. W. Sundberg, "List and Soft Symbol Output Viterbi Algorithms: Extensions and Comparisons" in IEEE Transactions on Communications, Vol. 2/3/4, February/March/April 1995.
22. O. Papini, "Algebre discrete et codes correcteurs", Springer-Verlag, 1995.
23. W. W. Peterson, E. J. Weldon, "Error-Correcting Codes", MIT Press, 1998.
24. V. Pless, "Introduction to the Theory of Error-Correcting Codes", John Wiley and Sons, 1998.
25. M. Purser, "Introduction to Error-Correcting Codes", Artech House, 1995.
26. S. Roman, "Introduction to Coding and Information Theory", Springer-Verlag, 1997.
27. C. E. Shannon, "A Mathematical Theory of Communication" in Bell System Tech. J., 1948.
28. H. C. A. van Tilborg, "Coding Theory and Applications", Springer-Verlag, 1989.
29. J. H. von Lint, "Introduction to Coding Theory", Springer-Verlag, 1999.
30. S. B. Wicker, "Error Control for Digital Communication and Storage", Prentice Hall, 1995.
31. J. Yuan, B. Vucetic, W. Feng, "Combined Turbo Codes and Interleaver Design" in IEEE Transactions on Communications, Vol. 47, April 1999.
32. E. R. Berlekamp, "Algebraic Coding Theory" in New York: McGraw-Hill, 1968.
33. R. E. Blahut, "Thory and Practice of Error Control Codes" in Addison-Wesley, 1984.
34. R. C. Bose, D. K. Ray-Chaudhuri, "On a Class of Error-Correcting Binary Group Codes", in Information and Contribution, Vol. 3, March 1960.
35. H. C. Chang, C. B. Shung, C. Y. Lee, "A Reed-Solomon product-code (RS-PC) decoder chip for DVD Applications" in IEEE Journal of Solid State Circuits, Vol. 36, February 2001.
36. R. T. Chien, B. D. Cunningham, J. B. Oldham, "Hybrid Methods for Finding Roots of a Polynomial with Application to BCH Decoding" in IEEE Transactions on Information Theory, March 1969.
37. C. K. P. Clarke, "Reed-Solomon Error Correction" in British Broadcasting Corporation, R&D White Paper, 2002.
38. G. Cohen, T. Mora, O. Moreno, "Applied Algebra, Algebraic Algorithms and Error-Correcting Codes: 10th International Symposium AAECC-10 San Juan de Puerto Rico", Springer- Verlag, 1993.
39. A. E. Heydtmann, J. M. Jensen, "On the Equivalence of the Belekamp-Massey and the Euclidean Algorithms for Decoding" in IEEE Transactions on Information Theory, Vol. 46, Nov. 2000.
40. A. Hocquenghem, "Codes correcteurs d'erreurs", Chiffres, Vol. 2, September 1959.
41. F. E. Hohn, "Applied Boolean Algebra: An Elementary Introduction", The MacMillan Company, 1966.
42. J. Hong, M. Vetterli, "Simple Algorithms for BCH Decoding" in IEEE Transactions on Communications, Vol. 43, August 1995.
43. J. N. Laneman, C. E. W. Sundberg, "Reed-Solomon Decoding Algorithms for Digital Audio Broadcasting in the AM Band" in IEEE Transactions Broadcasting, Vol. 47, June 2001.
44. S. Lin, D. J. Costello, "Error Control Coding: Fundamentals and Applications", F. F. Kuo Editor, 1983.
45. J. Massey, "Shift-Register Synthesis and BCH Decoding" in IEEE Transactions on Information Theory, Vol. 15, January 1969.
46. H. F. Mattson, T. Mora, T. R. N. Rao, "Applied Algebra, Algebraic Algorithms and Error- Correcting Codes: 9th International Symposium AAECC-9 New Orleans, USA", Springer-Verlag, 1992.
47. E. Mendelson, "Shaum's Outline of Theory and Problems of Boolean Algebra and Switching Circuits", McGraw Hill, 1970.
48. C. H. Papadimitriou, "Computational Complexity", Addison-Wesley Publishing Company, 1995.
49. W. W. Peterson, "Error-Correcting Codes" in Cambridge, M.I.T. Press, 1965.
50. I. S. Reed, G. Solomon, "Polynomial Codes over Certain Finite Fields", Journal of SIAM, Vol. 8, June 1960.
51. S. Sakata, "Applied Algebra, Algebraic Algorithms and Error-Correcting Codes: 8th International Conference AAECC-8 Tokio, Japan", Springer-Verlag, 1991.
52. H. Stichtenoth, "Algebraic Function Fields and Codes", Springer-Verlag, 1991.
53. B. Vucetic, Y. Jinhong, "Turbo Codes: Principles and Applications", Kluwer Academic Publishers, 2000.
54. S. B. Wicker, "Error Control for Digital Communication and Storage", Prentice Hall, 1995.
55. B. K. Ahuja, "An Improved Frequency Compensation Technique for CMOS Operational Amplifiers", Journal of Solid-State Circuits, Vol. SC-18, pp. 629-633, November 1983.
56. L. A. Akerst, "An Analytical Expression for the Threshold Voltage of a Small Geometry MOSFET", Solid State Electronics, Vol. 24, pp. 621-627, 1981.
57. M. Annaratone, "Digital CMOS Circuit Design", Kluwer Academic Publishers.
58. H. Arakawa, "Address Decoder Circuit for Non-Volatile Memory", United States Patents 5, 039, 882, August 13, 1991.
59. S. Aritome, "Advance Flash Memory Technology and Trends for File Storage Application", in IEDM Tech. Dig., pp. 763-766, 2000.
60. S. Aritome, R. Shirota, G. Hemink, T. Endoh, F. Masoka, "Reliability Issues of Flash Memory Cells", Proc. IEEE, Vol. 81, No. 5, pp. 776-788, May 1993.
61. S. Atsumi et al., "A 3.3V-only 16 Mb Flash Memory with Row-Decoding scheme", 1996 IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp. 42-43, February 1996.
62. S. Atsumi et al., "A Channel-Erasing 1.8 V-Only 32-Mb NOR Flash EEPROM with a Bitline Direct Sensing Scheme", IEEE Journal of Solid-State Circuits, Vol. SC-35, pp. 1648-1654, November 2000.
63. C. Auricchio et al., "A Triple-Well Architecture for Low Voltage Operation in Submicron CMOS Devices", (Eds.), Proc. ESSDERC 96, Bologna, Italy, p. 613, 1996.
64. M. Bauer et al., "A multilevel-cell 32 Mb Flash Memory", in 1995 IEEE Int. Solid-State Circuits Conf. Dig. Tech. Pap., pp. 132-133, February 1995.
65. H.P. Belgal et al., "A New Reliability Model for Post-cycling Charge Retention of Flash Memories", Proc. IRPS, pp. 7-20, 2002.
66. A. Bellaouar et al., "Bootstrapped Full-Swing BiCMOS/BiNMOS Logic Circuits for 1.2-3.3 V Supply Voltage Regime", IEEE Journal of Solid-State Circuits, Vol. 30, No. 6, June 1995.
67. R. Bez, "Introduction to Flash Memory", IEEE Proceeding of the, Vol. 91, No. 4, pp. 489-502, April 2003.
68. R. Bez et al., "Depletion Mechanism of Flash Cell Induced by Parasitic Drain Stress Contidion", VLSI Technology Symposium, 1994.
69. R. Bez et al., "Introduction to Flash Memory", Proceedings of the IEEE, Vol. 91, pp. 554-568, 2003.
70. C. S. Bill el al., High Voltage Charge Pumps with Series Capacitances, USA Patent No. 5, 059, 815.
71. A. Brand et al., "Novel Read Disturb Failure Mechanism Induced by FLASH Cycling", IEEE IRPS, 1993.
72. W. D. Brown, J. E. Brewer, eds., "Nonvolatile Semiconductor Memory Technology", New York, NY: IEEE Press, 1998.
73. G. Campardo, R. Micheloni, "Row Decoder for a Flash-EEPROM Memory Device with the Possibility of Selective Erasing of a Sub-Group of Rows of a Sector", USA Patent No. 6, 122, 200.
74. G. Campardo, R. Micheloni, "Architecture of Non Volatile Memory with Multi-bit Cells", 12th Bi-annual Conference June 20-23, INFOS2001, Invited paper, 2001.
75. G. Campardo, R. Micheloni, "Architecture of Non volatile Memory with Multi-Bit Cells", Elsevier Science, Microelectronic Engineering, Vol. 59, No. 1-4, pp. 173-181, November 2001.
76. G. Campardo, R. Micheloni, "Scanning the Special Issue on Flash Memory Technology", IEEE Proceeding of the, Vol. 91, No. 4, pp. 483-488, April 2003.
77. G. Campardo, R. Micheloni, S. Commodaro, "Line Decoder for Memory Devices", USA Patent No. 6, 018, 255.
78. G. Campardo, R. Micheloni, S. Commodaro, "Low Supply Voltage Nonvolatile Memory Device with Voltage Boosting", USA Patent No. 5, 903, 498.
79. G. Campardo, R. Micheloni, S. Commodaro, "Method and Circuit for Reading Low- Supply-Voltage Nonvolatile Memory Cells", USA Patent No. 6, 128, 225.
80. G. Campardo, R. Micheloni, M. MacCarrone, "Circuit and Method for Generating a Read Reference Signal for Nonvolatile Memory Cells", USA Patent No. 5, 805, 500.
81. G. Campardo, R. Micheloni, M. Maccarrone, "Read Circuit and Method for Nonvolatile Memory Cells with an Equalizing Structure", USA Patent No. 5, 886, 925.
82. G. Campardo, R. Micheloni, D. Novosel "VLSI-Design of Non-volatile Memories", Springer Series in ADVANCED MICROELECTRONICS, 2005.
83. G. Campardo et al., "Method and Circuit for Dynamic Reading of a Memory Cell at Low Supply Voltage and with Low Output Dynamics", USA Patent No. 6, 639, 833.
84. G. Campardo et al., "Method and Circuit for Generating an ATD Signal to Regulate the Access to a Non-volatile Memory", USA Patent No. 6, 075, 750.
85. G. Campardo et al., "A 40 mm2 3V 50 MHz 64 Mb 4-level Cell NOR Type Flash Memory", 2000 ISSCC, San Francisco.
86. G. Campardo et al., "Circuit Structure for Providing a Hierarchical Decoding in Semiconductor Memory Devices", USA Patent No. 6, 515, 911.
87. G. Campardo et al., "40- 3-V-only 50-MHz 64-Mb 2-b/cell CHE NOR Flash Memory", IEEE Journal of Solid-State Circuits, Vol. SC-35, No. 11, pp. 1655-1667, November. 2000.
88. G. Campardo et al., "An overview of Flash Architectural Developments", IEEE Proceeding of the, Vol. 91, No. 4, pp. 523-536, April 2003.
89. P. Cappelletti, A. Modelli, "Flash Memory Reliability", in Flash Memory, P. Cappelletti et al., Ed Kluwer, 1999.
90. P. Cappelletti et al., Eds., "Flash Memories", Norwell, MA: Kluwer, 1999.
91. E. Charbon, R. Gharpurey, P. Miliozzi, R. G. Meyer, A. Sangiovanni-Vincentelli, "SUBSTRATE NOISE - Analysis and Optimization for IC design", Kluwer Academic Publishers, 2001.
92. R. L. M. Dang, N. Shigyo, "Coupling Capacitance for Two-Dimensional Wires", IEEE Electron Deviced Letters, Vol. EDL-2, No. 8, pp. 196-197, August 1981.
93. S. D'Arrigo et al., "A 5V-Only 256K Bit CMOS Flash EEPROM", ISSCC 89, pp. 132-133.
94. S. H. Dhong et al., "High Speed Sensing Scheme for CMOS DRAM's", IEEE Journal of Solid-State Circuits, Vol. 23, No. 1, pp. 34-40, February 1988.
95. G. Di Cataldo, G. Palumbo, "Double and Triple Charge Pump for Power IC Dynamic Models Which Take Parasitic Effects into Account", IEEE Transaction Circuits System, Vol. CAS-40, pp. 92-101, February 1993.
96. J. Dickson, "On-Chip High Voltage Generation in MNOS Integrated Circuits Using an Improved Voltage Multiplier Technique", IEEE Journal of Solid-State Circuits.
97. C. Dunn et al., "Flash EEPROM Disturb Mechanisms", in Proc. Int. Rel. Phys. Symp., pp. 299-308, April 1994.
98. B. Eitan and D. Frohman-Bentchkowski, "Hot Electron Injection into the Oxide in n-channel MOS Devices", IEEE Trans. Electron Devices, Vol. ED-28, pp. 328-340, March 1981. Vol. SC-11, No. 3, pp. 374-378, June 1976.
99. D. Elmhurst et al., "A 1.8 V 128 Mb 125 MHz Multi-level Cell Flash Memory with Flexible Read While Write", ISSCC Dig. Tech. Papers, pp. 286-287, February 2003.
100. D. Frohman-Bentchkowsi, "Memory Behavior in a Floating Gate Avalanche-Injection MOS (FAMOS) Structure", Appl. Phys. Lett., Vol. 18, pp. 332-334, 1971.
101. D. Frohman-Bentchkowsi, "FAMOS-A New Semiconductor Charge Storage Device", Solid State Electron, Vol. 17, pp. 517-520, 1974.
102. G. Ginami. et al., "Survey on Flash Technology with Specific Attention to the Critical Process Parameters Related to Manufacturing", IEEE Proceeding of the, Vol. 91, No. 4, pp. 503-522, April 2003.
103. P. R. Gray, R.G. Meyer, "MOS Operational Amplifier Design- A Tutorial Overview", IEEE Journal of Solid State Circuits, Vol. SC-17, No. 6, pp. 969-982, December 1982.
104. R. Gregorian, G. C. Temes, Analog Mos Integrated Circuits for Signal Processing, J. Wiley & Sons, 1986.
105. M. Grossi et al., "Program Schemes for Multilevel Flash Memories", IEEE Proceeding of the, Vol. 91, No. 4, pp. 594-601, April 2003.
106. S. S. Haddadi et al., Flash E2PROM Array with Negative Gate Voltage Erase Operation, U.S. Patent No. 5, 077, 691, October 23, 1989.
107. T. P. Haraszti, CMOS Memory Circuits. Boston, MA: Kluwer Academic Publishers, Ch. 5, 2000.
108. H. Hidaka et al., "Twisted Bit-Line Architectures for Multi-Megabit DRAM's", IEEE Journal of Solid-State Circuits, Vol. 24, No. 1, pp. 21-27, February 1989.
109. M. Horiguchi, M. Aoki, Y. Nakagome, S. Ikenaga, K. Shimohigashi, "An Experimental Large-Capacity Semiconductor File Memory Using 16-Levels/Cell Storage", IEEE Journal of Solid-State Circuits, Vol. 23, No. 1, pp. 27-33, February 1988.
110. C. Hu, "Lucky-Electron Model for Channel Hot-Electron Emission", 1979 IEDM Tech. Dig., pp. 22-25, December 1979.
111. C. Hu, "Future CMOS Scaling and Reliability", Proceedings of the IEEE, Vol. 81, pp. 682-689, 1993.
112. IEEE 1995, Nonvolatile Semiconductor Memory Workshop, "Flash Memory Tutorial", Monterey, California, August 14, 1995.
113. IEEE Standard Department, "IEEE P1005 draft standard for definitions, symbols, and characteristics of floating gate memory arrays", approved 1998.
114. D. Ielmini, A.S. Spinelli, A.L. Lacaita, L. Confalonieri, A. Visconti, "New technique for Fast Characterisation of SILC Distribution in Flash Arrays", Proc. IRPS, pp. 73-80, 2001.
115. D. Ielmini, A.S. Spinelli, A.L. Lacaita, R. Leone, A. Visconti, "Localisation of SILC in Flash Memories after Program/Erase Cycling", Proc. IRPS, pp. 1-6, 2002.
116. D. Ielmini, A. Spinelli, A. Lacaita, A. Modelli, "Statistical Model of Reliability and Scaling Projections for Flash Memories", IEDM Tech. Dig., 2001.
117. T. S. Jung et al., "A 3.3-V 128-Mb Multilevel NAND Flash Memory for Mass Storage Applications", in ISSCC Dig. Tech. Papers, pp. 32-33, February 1996.
118. T. Kawahara et al., "Bit-Line Clamped Sensing Multiplex and Accurate High-Voltage Generator for 0.25 μM Flash Memories", in 1996 IEEE Int. Solid-State Circuits Conf. Dig. Tech. Pap., pp. 38-39, February 1996.
119. S. Keeney, "A 130 nm Generation High-Density ETOX Flash Memory Technology", IEDM Tech. Dig., p. 41, 2001.
120. S. Kenney et al., "Complete Transient Simulation of Flash EEPROM Devices", IEEE Transaction on Electron Devices, Vol. 39, pp. 2750-2757, 1992.
121. O. Khouri, S. Gregori, R. Micheloni, D. Soltesz, G. Torelli, "Low Output Resistance Charge Pump for Flash Memory Programming", 2001 IEEE Proc. Int. Workshop on Memory Technology, Design and Testing, San Jose, CA (USA), pp. 99-104, August 2001.
122. O. Khouri, S. Gregori, A. Cabrini, R. Micheloni, G. Torelli, "Improved Charge Pump for Flash Memory Applications in Triple-Well CMOS Technology", in 2002 IEEE Proc. Int. Symposium on Industrial Electronics, L'Aquila (Italy), pp. 1322-1326, July 2002.
123. O. Khouri, R. Micheloni, S. Gregori, G. Torelli, "Fast Voltage Regulator for Multilevel Flash Memories", in Records 2000 IEEE Int. Workshop on Memory Technology, Design and Testing, pp. 34-38, August 2000.
124. O. Khouri, R. Micheloni, I. Motta, A. Sacco, G. Torelli, "Capacitive Boosting Circuit for the Regulation of the Word Line Reading Voltage in Non-Volatile Memories", U.S. Patent No. 6.259.635.
125. O. Khouri, R. Micheloni, I. Motta, G. Torelli, "Word-Line Read Voltage Regulator with Capacitive Boosting for Multimegabit Multilevel Flash Memories", in Proc. European Conf. Circuit Theory and Design 1999, Vol. I, pp. 145-148, August-September 1999.
126. O. Khouri, R. Micheloni, A. Sacco, G. Campardo, G. Torelli, "Program Word-Line Voltage Generator for Multilevel Flash Memories", in Proc. 7th IEEE Int. Conf. on Electronics, Circuits, and Systems, Vol. II, pp. 1030-1033, December 2000.
127. O. Khouri, R. Micheloni, G. Torelli, "Very Fast Recovery Word-Line Voltage Regulator for Multilevel Non-volatile Memories", in Proc. Third IMACS/IEEE Int. Multiconference Circuits, Communications and Computers, Athens, Greece, pp. 3781-3784, June 1999.
128. Y. Konishi et al., "Analysis of Coupling Noise Between Adjacent Bit Lines in Megabit DRAM's", IEEE Journal of Solid-State Circuits, Vol. 24, No. 1, February 1989.
129. V. N. Kynett et al., "An In-System Reprogrammable 256 K CMOS Flash Memory", ISSCC, Conf. Proc., pp. 132-133, 1988.
130. V. N. Kynett et al., "A 90-ns one-million Erase/Program Cycle 1-Mbit Flash memory", IEEE Journal of Solid-State Circuits, Vol. SC-24, pp. 1259-1264, October 1989.
131. M. Lenzlinger, E. H. Show, "Fowler-Nordheim Tunnelling into Thermally Grown SiO2", IEDM Technical Digest, Vol. 40, pp. 273-283, 1969.
132. M. MacCarrone et al., "Program Load Adaptive Voltage Regulator for Flash Memories", Journal of Solid-State Circuit, Vol. 32, No. 1, p. 100, January 1997.
133. S. Mahapatra, S. Shukuri, J. Bude, "CHISEL Flash EEPROM-Part I: Performance and Scaling", IEEE Trans. Electron Devices, Vol. ED-49, pp. 1296-1301, July 2002.
134. F. Maloberti, "Analog Design for CMOS VLSI System", Kluwer Academic Publishers, Boston, 2001.
135. T. Mano, J. Yamada, J. Inoue, and S. Nakajima, "Circuit Techniques for a VLSI Memory", IEEE Journal of Solid-State Circuits, Vol. 18, No. 5, pp. 463-469, October 1983.
136. S. Maramatsu et al., "The solution of Over-Erase Problem Controlling Poly-Si Grain Size- Modified Scaling Principles for Flash Memory", IEDM Tech. Dig., pp. 847-850, 1994.
137. M. McConnel et al., "An Experimental 4-Mb Flash EEPROM with Sector Erase", IEEE Journal of Solid-State Circuits, Vol. 26, No. 4, pp. 484-489, April 1991.
138. R. Micheloni et al., "Row Decoder Circuit for an Electronic Memory Device, Particularly for Low Voltage Applications", USA Patent No. 6, 069, 837.
139. R. Micheloni et al., "Line Decoder for a Low Supply Voltage Memory Device", USA Patent No. 6, 111, 809.
140. R. Micheloni et al., "Nonvolatile Memory Device, in Particular a Flash-EEPROM", USA Patent No. 6, 351, 413.
141. R. Micheloni et al., "Method and a Related Circuit for Adjusting the Duration of a Synchronization Signal ATD for Timing the Access to a Non-volatile Memory", USA Patent No. 6, 075, 750.
142. R. Micheloni et al., "Method for Reading a Multilevel Nonvolatile Memory and Multilevel Nonvolatile Memory", USA Patent No. 6, 301, 149.
143. R. Micheloni et al., "Read Circuit for a Nonvolatile Memory", USA Patent No. 6, 327, 184.
144. R. Micheloni, M. Zammattio, G. Campardo, O. Khouri, G. Torelli, "Hierarchical Sector Biasing Organization for Flash Memories", in Records 2000 IEEE Int. Workshop on Memory Technology, Design and Testing, pp. 29-33, August 2000.
145. R. Micheloni, I. Motta, O. Khouri, G. Torelli, "Stand-by Low-Power Architecture in a 3-V only 2-bit/cell 64-Mbit Flash Memory", in Proc. 8th IEEE Int. Conf. Electronics, Circuits, and Systems, Vol. II, pp. 929-932, September 2001.
146. R. Micheloni, I. Motta, O. Khouri, G. Torelli, "Stand-by Low-Power Architecture in a 3-V only 2-bit/cell 64-Mbit Flash Memory", in Proc. 8th IEEE Int. Conf. Electronics, Circuits, and Systems, Vol. II, pp. 929-932, September 2001.
147. R. Micheloni et al., "A 0.13-μm CMOS NOR Flash Memory Experimental Chip for 4-b/cell Storage", ESSCIRC 28th Proc. European Solid-State Circuit Conf., pp. 131-134, September 2002.
148. R. Micheloni et al., "The Flash Memory Read Path Building Blocks and Critical Aspects", IEEE Proceeding of the, Vol. 91, No. 4, pp. 537-553, April 2003.
149. M. Mihara, Y. Terada, M. Yamada, "Negative Heap Pump for Low Voltage Operation Flash Memory", in 1996 Symposium VLSI Circuits Dig. Tech. Pap., pp. 76-77, June 1996.
150. K. Ming-Dou, W. Chung-Yu, W. Tain-Shun, "Area-Efficient Layout Design for CMOS Output Transistors", IEEE, Trans. On Electron Devices, Vol. 44, No. 4, April 1997.
151. Y. Miyawaki et al., "A New Erasing and Row Decoding Scheme for Low Supply Voltage Operation 16-Mb/64-Mb Flash Memories", IEEE Journal of Solid State Circuits, Vol. 27, No. 4, April 1992.
152. Y. Mochizucki, "Read-Disturb Failure in Flash Memory at Low Field", Intel reports, Nikkei Electronics Asia, pp. 35-36, May 1993.
153. A. Modelli, R. Bez, A.Visconti "Multi-level Flash Memory Technology", 2001 International Conference on Solid State Devices and Materials (SSDM), Tokyo, Extended Abstract, pp. 516-517, 2001.
154. A. Modelli, A. Manstretta, G. Torelli, "Basic Feasibility Constraints for Multilevel CHEProgrammed Flash Memories", IEEE Transaction Electron Devices, Vol. ED-48, pp. 2032-2042, September 2001.
155. S. Mori et al., "ONO Interpoly Dielectric Scaling for Non-Volatile Memories Applications", IEEE Trans. On Electron Devices, Vol. 38, No. 2, pp. 386-391, 1991.
156. H. Morimura, N. Shibata, "A Step-Down Boosted-Wordline Scheme for 1-V Battery-Operated Fast SRAM's", IEEE Journal of Solid-State Circuits, Vol. SC-33, No. 8, August 1998.
157. I. Motta, G. Ragone, O. Khouri, G. Torelli, R. Micheloni, "High-Voltage Management in Single-Supply CHE NOR-Type Flash Memories", Proceedings of the IEEE, Vol. 91, pp. 554-568, 2003.
158. S. Mukherjee, T. Chang, R. Pang, M. Knecht, D. Hu, "A Single Transistor EEPROM Cell and its Implementation in a 512 K CMOS EEPROM", IEDM Tech. Dig., pp. 616-619, 1958.
159. K. Natori, "Sensitivity of dynamic MOS Flip-Flop Sense Amplifiers", IEEE Transaction on Electron Devices, Vol. ED-33, No. 4, pp. 482-488, April 1986.
160. M. Ohkawa el al., "A 9.8 mm 2 Die size 3.3 V 64 Mb Flash Memory with FN-NOR type Four Level Cell", IEEE Journal of Solid-State Circuit, Vol. 31, No. 11, p. 1584, November 96.
161. N. Otsuka, M. A. Horowitz, "Circuit Techniques for 1.5-V Power Supply Flash Memory", IEEE Journal of Solid-State Circuits, Vol. 32, No. 8, August 1997.
162. P. Pavan, R. Bez, P. Olivo, E. Zanoni, "Flash Memory Cells - An Overview", Proceedings of the IEEE, Vol. 85, pp. 1248-1271, 1997.
163. A. Pierin, S. Gregori, O. Khouri, R. Micheloni, G. Torelli, "High-Speed Low-Power Sense Comparator for Multilevel Flash Memories" in Proc. 7th Int. Conf. Electronics, Circuits and Systems, Vol. II, pp. 759-762, December 2000.
164. B. Prince, "Semiconductor Memories. A Handbook of Design Manufacture and Application", Wiley & Sons, 1993.
165. D. B. Ribner, M. A. Copeland, Design Techniques for Cascode CMOS Op Amps with Im-proved PSRR and Common Mode Input Range, IEEE Journal of Solid-State Circuits, Vol. SC-19, No. 6, pp. 919-925, December 1984.
166. B. Riccò et al., "Nonvolatile Multilevel Memories for Digital Applications", Proc. IEEE, Vol. 86, pp. 2399-2421, December 1998.
167. G. A. Rincon-Mora, P. E. Allen, "A Low-Voltage, Low Quiescent Current, Low Drop-out Regulator", IEEE Journal of Solid-State Circuits, Vol. SC-33, pp. 36-44, January 1998.
168. P. L. Rolandi et al., "A 32 Mb-4b/cell Analog Flash Memory Supporting Variable Density with Only Supply and serial I/O", 25th ESSCIRC '99.
169. P. L. Rolandi et al., "1M-cell 6b/cell Analog Flash Memory for Digital Storage", IEEE ISSCC Dig. Tech. Papers, pp. 334-335, February 1998.
170. T. Sakurai, K. Tamaru, "Single Formulas for Two-and Three-Dimensional Capacitances", IEEE Transactions on Electron Devices, Vol. ED-30, No. 2, pp. 183-185, February 1983.
171. L. Selmi, C. Fiegna, "Physical Aspects of Cell Operation And Reliability", in Flash Memory, P. Cappelletti et al., Ed Norwell, Ma: Kluwer, 1999.
172. A. Silvagni et al., "Modular Architecture For a Family of Multilevel 256/192/128/64Mb 2-Bit/Cell 3V Only NOR FLASH Memory Devices", ICECS 2001, Malta, September 2001.
173. S. M. Sze, "Physics of Semiconductor Device", John Wiley & Sons, Inc, New York, 1969.
174. Y. Tang et al., "Different Dependence of Band-to-Band and Fowler-Nordheim Tunneling on Source Doping Concentration of an n-MOSFET", IEEE Electron Device Letters, Vol. 17, p. 525, 1996.
175. T. Tanzawa, S. Atsumi, "Optimization of Word-Line Booster Circuits for Low-Voltage Flash Memories", IEEE Journal of Solid-State Circuits, Vol. SC-34, pp. 1091-1098, August 1999.
176. T. Tanzawa, T. Tanaka, "A Dynamic Analysis of the Dickson Charge Pump Circuit", IEEE Journal of Solid-State Circuits, Vol. SC-32, No. 8, pp. 1231-1240, August 1997.
177. U. Tietze, CH. Schenk, "Advanced electronic circuit", Springer-Verlag Berlin Heidelberg New York, 1978.
178. A. Umezawa et al., (1992), "A 5 V-only Operation 0.6-um Flash EEPROM with Row Decoder Scheme in Triple-Well Structure", IEEE Journal of Solid-State Circuits, Vol. 27, pp. 1540-1546.
179. S. T. Wang, "On the I-V Characteristics of Floating-Gate Mos Transistors", IEEE Transaction on Electron Devices, Vol. ED-26, No. 9, September 1979.
180. C. C. Wang, J. Wu, "Efficiency Improvement in Charge Pump Circuits", IEEE Journal of Solid-State Circuits, Vol. SC-32, pp. 852-860, June 1997.
181. M. Zammattio, I. Motta, R. Micheloni, C. Golla, "Low Consumption Voltage Boost Device", U.S. Patent No. 6.437.636.
182. M. Zhang. N. Llaser, F. Devos, "Improved Voltage Tripler Structure with Symmetrical Stacking Charge Pump", Electronics Letters, Vol. 37, pp. 668-669, May 2001.
183. D. S. Byeon et al, "An 8Gb Multi-level NAND Flash Memory with 63 nm STI CMOS Process technology", ISSCC 2005 Digest of Technical Papers, pp. 46-47.
184. T. Cho et al., "A 3.3 V 1 Gb Multi-level NAND Flash Memory with Non-uniform Threshold Voltage Distribution", ISSCC 2001 Digest of Technical Papers, pp. 28-29.
185. Y.-J. Choi, K.-D. Suh, Y.-N. Koh, J.-W. Park, K.-J. Lee, Y.-J. Cho, B.-H. Suh, "A High Speed Programming Scheme for Multi-Level NAND Flash Memory", in 1996 Symposium VLSI Circuits Dig. Tech. Papers., pp. 170-171, June 1996.
186. T. Cho, Y.-T. Lee, E.-C. Kim, J.-W. Lee, S. Choi, S. Lee, D.-H. Kim, W.-G. Han, Y.-H. Lim, J.-D. Lee, J.-D. Choi, and K.-D. Suh. "A Dual-Mode NAND Flash Memory: 1-Gb Multilevel and High-Performance 512-Mb Single-Level Modes, " IEEE Journal of, Vol. 26, No. 11, pp. 1700-1706, November 2001.
187. T. Endoh et al., "A New Write/Erase Method to Improve the Read Disturb Characteristics Based on the Decay Phenomena of Stress Leakage Current for Flash Memories", IEEE Transactions on Electron Devices, Vol. 45, No. 1, pp. 98-104, January 1998.
188. T. Hara et al, "A 146mm/sup 2/8 Gb NAND Flash Memory with 70 nm CMOS Technology", ISSCC 2005 Digest of Technical Papers, pp. 44-45.
189. G. J. Hemink, T. Tanaka, T. Endoh, S. Aritome, R. Shirota, "Fast and Accurate Pro-gramming Method for Multi-Level NAND EEPROMs", in 1995 Symposium VLSI Technology Dig. Tech. Papers., pp. 129-130, June 1995.
190. K. Hosono et al., "A High Speed Failure Bit Counter for the Pseudo Pass Scheme (PPS) in Program Operation for Giga Bit NAND Flash", NVMWS 2004.
191. K. Inamiya et al., "A 130 mm2 256 Mb NAND flash with shallow trench isolation technology", ISSCC 1999 Digest of Technical Papers, pp. 112-113.
192. T. S. Jung, Y.-J. Choi, K.-D. Suh, B.-H. Suh, J.-K. Kim, Y.-H. Lim, Y.-N. Koh, J.-W. Park, K.-J. Lee, J.-H. Park, K.-T. Park, J.-R. Kim, J.-H. Lee, H.-K. Lim, "A 117-mm2 3.3 V only 128-Mb Multilevel NAND Flash Memory for Mass Storage Applications", IEEE Journal of Solid-State Circuits, Vol. SC-31, pp. 1575-1583, November 1996.
193. K. Kim, "Future Outlook of NAND Flash Technology for 40 nm Node and Beyond", NVMWS 2004.
194. J. -D. Lee, "Effects of Floating-Gate Interference on NAND Flash Memory Cell Operation", IEEE Electron Device Letters, Vol. 23, No. 5, pp. 264-266, May 2002.
195. S. Lee et al, "A 3.3 V 4 Gb Four-level NAND Flash Memory with 90 nm CMOS technology", ISSCC 2004 Digest of Technical Papers, pp. 52-53.
196. J. Lee et al, "A 1.8 V 2 Gb NAND flash memory for mass storage applications" ISSCC 2003 Digest of Technical Papers, pp. 290-494.
197. F. Masuoka, M. Momodomi, Y. Iwata and R. Shirota, "New Ultra High Density EPROM and Flash with NAND Structure Cell", IEDM Tech. Dig., pp. 552-555, 1987.
198. R. Micheloni et al. "A 4Gb 2b/Cell NAND Flash Memory with Embedded 5b BCH ECC for 36MB/s System Read Throughput", ISSCC Dig. Tech. Papers, San Francisco, February 2006.
199. H. Nobukata et al., "A 144-Mb, Eight-Level NAND Flash Memory with Optimized Pulsewidth Programming, " IEEE Journal of Solid-State Circuits, Vol. 35, No. 5, pp. 682-690, May 2000.
200. K. Sakui, "NAND Flash design" 2004 ISSCC, Memory Forum, Memory Circuit Design: Non-Volatile Memories Technology and Design.
201. K. -D. Suh et al., "A 3.3 V 32 Mb NAND Flash Memory with Incremental Step Pulse Programming Scheme, " IEEE Journal of Solid-State Circuits, Vol. 30, No. 11, pp. 1149-1156, November 1995.
202. K. Takeuchi et al., "A 56 nm CMOS 99 mm2 8 Gb Multi-level NAND Flash Memory with 10MB/s Program Throughput" 2006 ISSCC Digest of Technical Papers, pp. 507-508.
203. th Select Gate Array Architecture for Multilevel NAND Flash Memories", IEEE Journal of Solid-State Circuits, Vol. SC-31, pp. 602-609, April 1996.
204. K. Takeuchi, T. Tanaka, T. Tanzawa, "A Multipage Cell Architecture for High-Speed Programming Multilevel NAND Flash Memories, " IEEE Journal of Solid-State Circuits, Vol. 33, No. 8, pp. 1228-1238, August 1998.
205. K. Takeuchi et al., "A Negative Vth Cell Architecture for Highly Scalable, Excellent Noise Immune and High Reliable NAND Flash Memories, " IEEE Journal of Solid-State Circuits, Vol. 34, No. 5, pp. 675-684, May 1999.
206. K. Takeuchi et al., "A Source-Line Programming Scheme for Low-Voltage Operation NAND Flash Memories, " IEEE Journal of Solid-State Circuits, Vol. 35, No. 5, pp. 672-681, May 2000.
207. T. Tanaka et al., "A quick intelligent page-programming architecture and a shielded bitline sensing method for 3V-only NAND flash memory", IEEE Journal of Solid-State Circuits, Vol. 29, No. 11, November 1994, pp. 1366-1373.
208. T. Tanaka, T. Tanzawa, K. Takekuchi, "A 3.4-Mbyte/sec Programming 3-level NAND Flash Memory Saving 40% Die Size per Bit", in 1997 Symposium VLSI Circuits Dig. Tech. Papers., pp. 65-66, June 1997.
209. A. Aritome, R. Shirota, G. Hemink, T. Endoh, F. Masoka, "Reliability Issues of Flash Memory Cells", Proc. IEEE, Vol. 81, pp. 776-788, May 1993.
210. B. Benjauthrit, L. Coday, M. Trcka, "An Overview of Error Control Codes for Data Storage" in Proc. IEEE Int. Non-Volatile Memory Technology Conf., 1996, pp. 120-126.
211. A. Brand, K. Wu, S. Pan, D. Chin, "Novel Read Disturb Failure Mechanism Induced by FLASH Cycling", in International Reliability Physics Symposium pp. 127-132, 1993.
212. W. D. Brown, J. E. Brewer, Eds., Nonvolatile Semiconductor Memory Technology, New York: IEEE Press, 1998.
213. z 64-Mb 2-b/Cell CHE NOR Flash Memory", IEEE Journal of Solid State Circuits, Vol. 35, No. 11, pp. 1655-1667, November 2000.
214. P. Cappelletti, R. Bez, D. Cantarelli, L. Fratin, "Failure Mechanisms of Flash Cell in Program/Erase Cycling", in IEDM Tech. Dig., pp. 291-294, 1994.
215. P. Cappelletti, C. Golla, P. Olivo, E. Zanoni, Eds., "Flash Memories", Boston, MA: Kluwer, 1999, Ch. 5.
216. J. Chen, J. Hsu, S. Luan, Y. Tang, D. Liu, S. Haddad, C. Chang, S.
217. A. Chimenton, P. Olivo, "Impact of Tunnel Oxide Thickness on Erratic Erase in Flash Memories", in Proc. of the European Solid-State Device Conference, pp. 363-366, 2002.
218. A. Chimenton, P. Olivo, "Erratic Erase In Flash Memories (Part II): Dependence on Operating Conditions", IEEE Transaction on Electron Devices, Vol. 50, No. 4, pp. 1015-1021, 2003.
219. A. Chimenton, P. Olivo, "Erratic Erase in Flash Memories (Part I): Basic Experimental and Statistical Characterization", in IEEE Transaction on Electron Devices, Vol. 50, No. 4, pp. 1009-1014, 2003.
220. A. Chimenton, P. Olivo, "Reliability of Flash Memory Erasing Operation under High Tunneling Electric Field", in Proc. IRPS, pp. 216-221, 2004.
221. A. Chimenton, P. Olivo, "Reliability of Erasing Operation in NOR-Flash Memories", introductory invited paper in Microelectronics Reliability, Vol. 45, No. 7-8, July-August, pp. 1094-1108, 2005.
222. A. Chimenton, P. Olivo, "Fast Identification of Critical Electrical Disturbs in Non-Volatile Memories", to appear in IEEE Transaction on Electron Devices, September 2007.
223. A. Chimenton, P. Pellati, P. Olivo, "Analysis of Erratic Bits in Flash Memories", IEEE Transactions on Devices and Materials Reliability, Vol. 1, pp. 179-184, December 2001.
224. A. Chimenton, P. Pellati, P. Olivo, "Constant Charge Erasing Scheme for Flash Memories", IEEE Transactions on Electron Devices, Vol. 49, pp. 613-618, April 2002.
225. A. Chimenton, P. Pellati, P. Olivo, "Overerase Phenomena: An Insight Into Flash Memory Reliability, " in Proc. IEEE, Vol. 91, pp. 617-626, April 2003.
226. A. Chimenton, P. Pellati, P. Olivo, "Erratic Bits in Flash Memories under Fowler- Nordheim Programming", Japanese Journal of Applied Physics, Vol. 42, No. 4B, pp. 2041-2043, 2003.
227. A. Chimenton, A. S. Spinelli, D. Ielmini, A. Lacaita, A. Visconti, P. Olivo, "Drain-accelerated Degradation of Tunnel Oxides in Flash Memories", in IEDM Tech. Dig., pp. 167-170, 2002.
228. C. Dunn, C. Kaya, T. Lewis, T. Strauss, J. Schreck, P. Hefley, M. Middendorf, T. San, "Flash EPROM Disturb Mechanisms", in Proc. IRPS, pp. 299-308, 1994.
229. H. Fukuda, M. Yasuda, T. Iwabuchi, S. Ohno, "Novel N2O-Oxynitridation Technology for Forming Highly Reliable EEPROM Tunnel Oxides Films", IEEE Electron Device Letters, Vol. 12, No. 11, pp. 587-589, 1991.
230. S. Gregori, A. Cabrini, O. Khouri, G. Torelli, "On-Chip Error Correcting Techniques for New-Generation Flash Memories" Proc. IEEE, Vol. 91, No. 4, pp. 602-616, April 2003.
231. S. Haddad, C. Chang, B. Swaminathan, J. Lien, "Degradations due to Hole Trapping in Flash Memory Cells", IEEE Electron Device Letters, Vol. 10, No. 3, pp. 117-119, 1989.
232. M. Kato, N. Miyiamoto, H. Kume, A. Satoh, T. Adachi, M. Ushiyama, K. Rimura, "Read- Disturb Degradation Mechanism due to Electron Trapping in the Tunnel Oxide for Low-Voltage Flash Memories", in International Electron Device Meeting, pp. 45-48, 1994.
233. K. Kim, J. Choi, "Future Outlook of NAND Flash Technology for 40 nm Node and Beyond" in IEEE 21st Non-volatile Semiconductor Memory Workshop, pp. 9-11, 2006.
234. V. N. Kynnet, M. L. Fandrich, J. Anderson, P. Dix, O. Jungroth, J. A. Kreifels, R. A. Lodenquai, B. Vajdic, S. Wells, M. D. Winston, L. Yang, "A 90-ns One-Million Erase/Program Cycle 1-Mbit Flash Memory" IEEE Journal of Solid-State Circuits, pp. 1259-1263, 1989.
235. S. Lai, "Continuing Moor's Law Cost Reduction In Non-volatile Semiconductor Memories" in European Workshop on Innovative Mass Storage Technologies, 2004.
236. J. H. Lee, K. R. Peng, J. R. Shih, S. H. Chen, J. K. Yeh, H. D. Su, M. C. Ho, D. S. Kuo, B. K. Liew, Jack Y. C. Sun, "Using Erase Self-Detrapped Effect To Eliminate the Flash Cell Program/Erase Cycling Vth Window Close", in Proc. IRPS, pp. 24-29, 1999.
237. N. Mielke, H. Belgal, I. Kalastirsky, P. Kalavade, A. Kurtz, Q. Meng, N. Righos, J. Wu, "Flash EEPROM Threshold Instabilities due to Charge Trapping During Program/Erase Cycling", IEEE Transaction on Devices and Materials Reliability, Vol. 4, No. 3, pp. 335-344, 2004.
238. A. Modelli, A. Visconti, R. Bez, "Advanced Flash Memory Reliability", in IEEE International Conference on Integrated Circuit Design and Technology, pp. 211-218, 2004.
239. S. Muramatsu, T. Kubota, N. Nishio, H. Shirai, M. Matsuo, N. Kodama, M. Horikawa, S. Saito, K. Arai, T. Okazawa, "The Solution of Over-Erase Problem Controlling Poly- Si Grain Size -Modified Scaling Principles for FLASH Memory-", in IEDM Tech. Dig., pp. 847-850, 1994.
240. T. Nakayama, Y. Miyawaki, K. Kobayashi, Y. Terada, H. Arima, T. Matsukawa, T. Yoshihara, "A 5-V Only One-Transistor 256 K EEPROM with Page-Mode Erase", IEEE Journal of Solid-State Circuits, Vol. 24, pp. 911-915, August 1989.
241. F. D. Nkansah, M. Hatalis, "Effects of Flash EEPROM Floating Gate Morphology on Electrical Behavior of Fast Programming Bits", IEEE Transaction on Electron Devices, Vol. 46, No. 7, pp. 1355-1362, 1999.
242. P. Olivo, T. Nguyen, B. Riccò, "High Field Induced Degradation in Ultra-Thin SiO2 Films" in IEEE Transactions on Electron Devices, Vol. 35, pp. 2259-2265, 1988.
243. T. C. Ong, A. Fazio, N. Mielke, S. Pan, N. Righos, G. Atwood, S. Lai, "Erratic Erase in ETOXTM Flash Memory Array", in VLSI Symp. on Tech., pp. 83-84, 1993.
244. K. Oyama, H. Shirai, N. Kodama, K. Kanamori, K. Saitoh, Y.S. Hisamune, T.Okazawa, "A Novel Erasing Technology for 3.3 V Flash Memory with 64 Mb Capacity and Beyond", in IEDM Tech. Dig., pp. 607-610, 1992.
245. J.-H. Park, S.-H. Hur, J.-H. Leex, J.-T. Park; J.-S. Sel, J.-W. Kim, S.-B. Song, J.-Y. Lee, J.-H. Lee, S.-J Son, Y.-S. Kim, M.-C. Park, S.-J. Chai, J.-D. Choi, U.-I. Chung, J.-T. Moon, K.-T. Kim, K. Kim, B.-I. Ryu, "8 Gb MLC (Multi-Level Cell) NAND Flash Memory Using 63 nm Process Technology" in IEEE International Electron Devices Meeting, pp. 873-876, 2004.
246. Y. B. Park, D. K. Schroeder, "Degradation of Thin Tunnel Gate Oxide Under Constant Fowler-Nordheim Current Stress for a Flash EEPROM", IEEE Transaction on Electron Devices, Vol. 45, pp. 1361-1368, June 1998.
247. P. Pavan, R. Bez, P. Olivo, E. Zanoni, "Flash Memory Cells-An Overview", Proc. IEEE, Vol. 85, pp. 1248-1271, August 1997.
248. T. K. San, C. Kaya, T. P. Ma, "Effects of Erase Source Bias on Flash EPROM Reliability", IEEE Transaction on Electron Devices, Vol. 42, No. 1, pp. 150-159, 1995.
249. A. Scarpa, G. Tao, J. Dijkstra, F. G. Kuper, "Tail Bit Implications in Advanced 2 Transistors- Flash Memory Device Reliability", in Microelectronic Engineering, Vol. 59, No. 1-4, pp. 183-188, 2001.
250. T. Tanzawa, T. Tanaka, K. Takekuchi, R. Shirota, S. Aritome, H. Watanabe, G. Hemink, K. Shimizu, S. Sato, Y. Takekuchi, K. Ohuchi, "A Compact On-Chip ECC for Low Cost Flash Memories", IEEE Journal of Solid-State Circuits, Vol. 32, pp. 662-669, May 1997.
251. M. Ushiyama, H. Miura, H. Yashima, T. Adachi, T. Nishimoto, K. Komori, Y. Kamigaki, M. Kato, H. Kume, Y. Ohji, "Improving Program/Erase Endurance by Controlling the Inter-poly Process in Flash Memory", in Proc. IRPS, pp. 18-23, 1995.
252. M. Ushiyama, Y. Ohji, T. Nishimoto, K. Komori, H. Murakoshi, H. Kume, S. Tachi, "Two Dimensionally Inhomogeneous Structure at Gate Electrode/Gate Insulator Interface Causing Fowler-Nordheim Current Deviation in Nonvolatile Memory", in Proc. IRPS, pp. 331-336, 1991.
253. R. Vancu, L. Chen, R. L. Wan, T. Nguyen, C.-Y. Yang, W.-P.Lai, K.-F.Tang, A. Minhea, A. Renninger, G. Smarandoiu, "A 35 ns 256 k CMOS EEPROM with Error Correcting Circuitry", in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 1990, pp. 64-65.
254. G. Verma, N. Mielke, "Reliability Performance of ETOX Based Flash Memories", in Proc. IRPS, pp. 158-166, 1988.
255. S. Yamada, Y. Hiura, T. Yamane, K. Amemiya, Y. Ohshima, K. Yoshikawa, "Degradation Mechanism of Flash EEPROM programming after program/erase cycles", in IEDM Tech. Dig., pp. 23-26, 1993.
256. S. Yamada, T. Suzuki, E. Obi, M. Oshikiri, K. Naruke, M. Wada, "A Self-Convergence Erasing Scheme for Simple Stacked Gate Flash EEPROM", in IEDM Tech. Dig., pp. 307-310, 1991.
257. K. Yoshikawa, "Impact of Cell Threshold Voltage Distribution in the Array of Flash Memories on Scaled and Multilevel Flash Cell Design", in Symposium on VLSI Technology Digest of Technical Papers, pp. 241-242, 1996.
258. M)" in US Patent 6, 687, 725 B1, February 2004.
259. I. Dror, C. D. Gressel, M. Mostovoy, A. Molchanov, "Extending the Range of Computational Fields of Integers" in US Patent US2002/0039418 A1, April 2002.
260. S. V. Fedorenko, P. V. Trifonov, "Finding Roots of Polynomials Over Finite Fields" in IEEE Transactions on communications, Vol. 50, November 2002.
261. m)" in IEEE Transactions on Computers, Vol. 38, October 1989.
262. C. D. Gressel, A. Schevachman, E. Aizman, M. Slobodkin, S. Cooper, "Random Number Slip and Swap Generators" in US Patent US2004/0205095 A1, October 2004.
263. S. Lin, D. J. Costello, "Error Control Coding: Fundamentals and Applications", F. F. Kuo Editor, 1983.
264. M. Metha, V. Parmmar, E. Swartzlander Jr., "High-Speed Multiplier Design Using Multi- Input Counter and Compressor Circuits" in IEEE Conference on Computer Arithmetic, 1991.
265. C. Paar, "Optimized Arithmetic for Reed-Solomon Encoders" in ISIT, June 1997.
266. m)" in Electronics Letters, Vol. 34, September 1998.
267. M. Potkonjak, M. B. Srivastava, A. P. Chandrakasan, "Multiple Constant Multiplications: Efficient and Versatile Framework and Algorithms for Exploring Common Subexpression Elimination" in IEEE Transactions on Computers-Aided Design of Integrated Circuits and Systems, Vol. 15, February 1996.
268. R. Schober, W. H. Gerstacker, "The Zeros of Random Polynomials: Further Results and Applications" in IEEE Transactions on Communications, Vol. 50, June 2002.
269. S. B. Wicker, "Error Control for Digital Communication and Storage", Prentice Hall, 1995.
270. C. L. Chen, "Symbol Error-Correcting Codes for Computer Memory Systems" in IEEE Transactions on Computers, Vol. 46, February 1992.
271. C. L. Chen, "Symbol Error Correcting Codes for Memory Applications" in IEEE Proceedings of FTCS, 1996.
272. C. L. Chen, M. Y. Hsiao, "Error-Correcting Codes for Semiconductor Memory Applications: A State-of-the-Art-Review" in IBM Journal of Research and Development, March 1984.
273. A. A. Davydov, L. M. Tombak, "An Alternative to the Hamming Code in the Class of SEC-DED Codes in Semiconductor Memory" in IEEE Transactions on Information Theory, Vol. 37, May 1991.
274. I. Dror, M. Avraham, B. Dulgunov, E. Fumbarov, "Compact High-Speed Single-Bit Error- Correction Circuit" in US Patent US2005/0160350 A1, July 2005.
275. F. Fummi, D. Sciuto, C. Silvano, "Automatic Generation of Error Control Codes for Computer Applications" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 6, July 1998.
276. S. Gregori, A. Cabrini, O. Khouri, G. Torelli, "On-Chip Error Correcting Techniques for New-Generation Flash Memories" in Proceedings of the IEEE, Vol. 91, April 2003.
277. S. Gregori, O. Khuori, R. Micheloni, G. Torelli, "An Error Control Code Scheme for Multilevel Flash Memories", 2001 IEEE International Workshop on Memory Technology, Design and Testing (MTDT 2001), San Jose, California (USA), August 2001, pp. 45-49.
278. M. Harmada, E. Fujiwara, "A Class of Error Control Codes for Byte Organized Memory Systems - SbEC-(Sb+S)ED Codes" in IEEE Transactions on Computers, Vol. 46, January 1997.
279. T. Ken, T. Tomoharu, T. Toru, "A Multipage Cell Architecture for High-Speed Programming Multilevel NAND Flash Memories" in IEEE Journal of Solid State Circuits, Vol. 33, August 1998.
280. M. Lasser, "Method of Managing a Multi-Bit-Cell Flash Memory" in US Patent US2006/0004952 A1, January 2006.
281. P. Makumber, "Design of a Fault-Tolerant Three-Dimensional Dynamic Random-Access Memory with On-Chip Error-Correcting Circuit" in IEEE Transactions on Computers, Vol. 42, December 1993.
282. P. Mazumder, "Design of a Fault-Tolerant Three-Dimensional Dynamic Random-Access Memory with On-Chip Error-Correcting Circuit" in IEEE Transactions on Computers, Vol. 42, December 1993.
283. D. N. Nguyen, S. M. Guertin, A. H. Johnston, "Radiation Effects on Advanced Flash Memories" in IEEE Transactions on Nuclear Science, Vol. 46, December 1999.
284. E. Ou, W. Yang, "Fast Error-Correcting Circuits for Fault-Tolerant Memory", in IEEE International Workshop on Memory Technology, Design and Testing, 2004.
285. L. Penzo, D. Sciuto, C. Silvano, "Construction Tecniques for Systematic SED-DED Codes with Single Byte Error Detection and Partial Correction Capability for Computer Memory Systems" in IEEE Transactions on Information Theory, Vol. 41, March 1995.
286. B. Polianskikh, Z. Zilic, "Design and Implementation of Error Detection and Correction Circuitry for Multilevel Memory Protection" in Proceedings of the 32nd IEEE International Symposium on Multiple-Valued Logic, 2002.
287. D. Rossi, C. Metra, B. Riccò, "Fast and Compact Error Correcting Scheme for Reliable Multilevel Flash Memories" in IEEE International On-Line Testing Workshop, 2002.
288. M. Spica, "Do We Need Anything More than Single Bit Error Correction (ECC)?" in IEEE International Workshop on Memory Technology, Design and Testing, 2004.
289. T. Tanzawa, T. Tanaka, K. Takeuchi, R. Shirota, S. Aritome, H. Watanabe, G. Hemink, K. Shimizu, S. Sato, Y. Takeuchi, K. Ohuchi, "A Compact On-Chip ECC for Low Cost Flash Memories" in IEEE Journal of Solid-State Circuits, Vol. 32, May 1997.
290. T. Toru, T. Ken, S. Riichiro, A. Seiichi, W. Hiroshi, H. Gertjan, S. Kazuhiro, S. Shinji, T. Yuji, O. Kazunori, "A Compact On-Chip ECC for low Cost Flash Memories" in IEEE Journal of Solid State Circuits, Vol. 32, May 1997.
291. S. R. Blackburn, W. G. Chambers, "Some Remarks on an Algorithm of Fitzpatrick" in IEEE Transactions on Information Theory, Vol. 42, July 1996.
292. H. O. Burton, "Inversionless Decoding of Binary BCH Codes" in IEEE Transactions on Information Theory, Vol. 17, July 1971.
293. H.-C. Chang, C. B. Shung, "New Serial Architecture for the Berlekamp-Massey Algorithm" in IEEE Transactions on Communications, Vol. 47, April 1999.
294. H.-C. Chang, C. B. Shung, "A Reed-Solomon Product-Code (RS-PC) Decoder Chip for DVD Applications" in IEEE Journal of Solid-State Circuits, Vol. 36, February 2001.
295. C. L. Chen, "High-Speed Decoding of BCH Codes" in IEEE Transactions on Information Theory, Vol. 27, March 1981.
296. C. K. P. Clarke, "Reed-Solomon Error Correction" in British Broadcasting Corporation, R&D White Paper, 2002.
297. S. V. Fedorenko, P. V. Trifonov, "Finding Roots of Polynomials Over Finite Fields" in IEEE Transactions on Communications, Vol. 50, November 2002.
298. G. L. Feng, K. K. Tzeng, "A Generalized Euclidean Algorithm for Multisequence shift- Register Synthesis" in IEEE Transactions on Information Theory, Vol. 35, May 1989.
299. G. L. Feng, K. K. Tzeng, "A Generalization of the Berlekamp-Massey Algorithm for Multisequence Shift-Register Synthesis with Applications to Decoding Cyclic Codes" in IEEE Transactions on Information Theory, Vol. 37, September 1991.
300. P. Fitzpatrick, "On the Key Equation" in IEEE Transactions on Information Theory, Vol. 41, September 1995.
301. P. Fitzpatrick, S. M. Jennings, "Comparison of Two Algorithms for Decoding BCH Codes" in ISIT, June 1997.
302. D. Forney, "On Decoding BCH Codes" in IEEE Transactions Letters on Information Theory, 1965.
303. V. Guruswami, M. Sudan, "Improved Decoding of Reed-Solomon and Algebraic-Geometry Codes" in IEEE Transactions on Information Theory, Vol. 46, September 1999.
304. M. J. Jarchi, S. K. Sridharan, "Architecture for Multi-Symbol Encoding and Decoding" in US Patent 2003/0106013 A1, June 2003.
305. Y. Kijima, "Apparatus for Decoding BCH Codes" in US Patent 5, 208, 815, May 1993.
306. C. H. Kraft, "BCH Error-Location Polynomial Decoder" in US Patent 5, 343, 481, August 1994.
307. J. N. Laneman, C. E. W. Sundberg, "Reed-Solomon Decoding Algorithms for Digital Audio Broadcasting in the AM Band" in IEEE Transactions on Broadcasting, Vol. 47, June 2001.
308. H. Lee, "High-Speed VLSI Architecture for Parallel Reed-Solomon Decoder" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 11, April 2003.
309. Y. S. Lin, Y. S. Kang, "Error Correction Circuit for BCH Codewords" in US Patent 5, 416, 786, May 1995.
310. M. Lunelli, R. Micheloni, R. Ravasio, A. Marelli, "Method for Performing Error Corrections of Digital Information Codified as a Symbol Sequence", US Patent US20050050434, 2005.
311. J. Massey, "Shift-Register Synthesis and BCH Decoding" in IEEE Transactions on Information Theory, Vol. 15, January 1969.
312. R. Micheloni, R. Ravasio, A. Marelli, "Method and System for Correcting Low Latency Errors in Read and Write Non Volatile Memories, Particularly of the Flash Type", US Patent US20060010363, 2006.
313. R. Micheloni, R. Ravasio, A. Marelli, "Method and System for Correcting Errors in Electronic Memory Devices", US Patent US2006005109, 2006.
314. R. Micheloni, R. Ravasio, A. Marelli, "Reading Method of a Memory Device With Embedded Error Correcting Code and Memory Device With Embedded Error Correcting Code", European Patent EPA06425141.6, 2006.
315. S. Mizrachi, D. Stopler, "Efficient Method for Fast Decoding of BCH Binary Codes" in US Patent 2003/0159103 A1, August 2003.
316. A. Raghupathy, K. J. Ray Liu, "Low Power/High Speed Design of Reed Solomon Decoder" in IEEE International Symposium on Circuits and Systems, June 1997.
317. K. J. Ray Liu, A. Y. Wu, A. Raghupathy, J. Chen, "Algorithm-Based Low-Power and High-Performance Multimedia Signal Processing" in Proceedings of the IEEE, Vol. 86, June 1998.
318. I. S. Reed, M. T. Shih, T. K. Truong, "VLSI Design of Inverse-Free Berlekamp-Massey Algorithm" in IEEE Proceedings, Vol. 138, September 1991.
319. I. S. Reed, M. T. Shih, T. K. Truong, "VLSI Design of Inverse-Free Berlekamp-Massey Algorithm" in Proc. Inst. Elect. Eng. Pt. E, Vol. 138, September 1991.
320. J. Sankaran, D. Hoyle, "Error Correction Structures and Methods" in US Patent 2002/0002693 A1, January 2002.
321. D. V. Sarwate, N. R. Shanbhag, "Very High-Speed Reed-Solomon Decoders" in ISIT2000, June 2000.
322. D. V. Sarwate, N. R. Shanbhag, "High-Speed Architectures for Reed-Solomon Decoders" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 9, October 2001.
323. D. D. Sullivan, "A Branching Control Circuit for Berlekamp's BCH Decoding Algorithm" in IEEE Transactions on Information Theory, September 1972.
324. Z. Szwaja, "On Step-by-Step Decoding of the BCH Binary Codes" in IEEE Transactions on Information Theory, April 1967.
325. T. K. Truong, J. H. Jeng, I. S. Reed, "Fast Algorithm for Computing the Roots of Error Locator Polynomials up to Degree 11 in Reed-Solomon Decoders" in IEEE Transactions on Communications, Vol. 49, May 2001.
326. W. B. Weeks, W. D. Little, V. K. Bhargava, T. A. Gulliver, "Comparison of the Motorola DSP56000 and the Texas Instruments TMS320C25 Digital Signal Processors for Implementing a Four Error Correcting (127, 99) BCH Error Control Code Decoder" in IEEE Pacific Rim Conference on Communications, Computers and Signal Processing, June 1989.
327. W. Wilhelm, "A New Scalable VLSI Architecture for Reed-Solomon Decoders" in IEEE Journal of Solid-State Circuits, Vol. 34, March 1999.
328. J. K. Wolf, "ECC Performance of Interleaved RS Codes with Burst Errors" in IEEE Transactions on Magnetics, Vol. 34, January 1998.
329. T. Zhang, K. K. Parthi, "On the High-Speed VLSI Implementation of Errors-and Erasures Correcting Reed-Solomon Decoders" in GVLVLSI, April 2002.
330. C. Chen, "High Data Rate BCH Encoder" in US 5040179, August 1991.
331. Y. Chen, K. Parthi, "Small Area Parallel Chien Search Architecture for Long BCH Codes" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 12, May 2004.
332. m) Multiplication and Division over the Dual Basis", Transactions on Computers, Vol. 45, No. 3, March 1996.
333. R. I. Foster, B. A. Longbrake, "Microprocessor Based BCH Decoder" in US 4856004, August 1989.
334. C. Kraft, "Closed Solution of Berlekamp's Algorithm for Fast Decoding of BCH Codes", IEEE Transactions on Communications, Vol. 39, December 1991.
335. S. Lin, D. J. Costello, "Error Control Coding: Fundamentals and Applications", F. F. Kuo Editor, 1983.
336. Y. Lin et al. "Error Correction Circuit for BCH Codewords" in US 5416786, May 1995.
337. M. Lunelli, R. Micheloni, R. Ravasio, A. Marelli, "Method for Performing Error Corrections of Digital Information Codified as a Symbol Sequence", US Patent US20050050434, 2005.
338. R. Micheloni, R. Ravasio, A. Marelli, "Method and System for Correcting low Latency Errors in Read and Write Non Volatile Memories, Particularly of the Flash Type", US Patent US20060010363, 2006.
339. R. Micheloni, R. Ravasio, A. Marelli, "Method and System for Correcting Errors in Electronic Memory devices", US Patent US2006005109, 2006.
340. R. Micheloni, R. Ravasio, A. Marelli, "Reading Method of a Memory Device With Embedded Error Correcting Code and Memory Device With Embedded Error Correcting Code", European Patent EPA06425141.6, 2006.
341. R. Micheloni et al. "A 4Gb 2b/cell NAND Flash Memory with Embedded 5b BCH ECC for 36MB/s System Read Throughput", ISSCC Dig. Tech. Papers, San Francisco, February 2006.
342. S. Mizrachi, D. Stopler, "Efficient Method for Fast Decoding of BCH Binary Codes" in US 2003/0159103, August 2003.
343. Nozoe et al. "Memory Device and Memory Card" in US 2002/0054508, May 2002.
344. J. Sankaran, D. Hoyle, "Error correction Structures and Method" in US 2001/0037483, November 2001.
345. J. Sankaran, D. Hoyle, "Error correction Structures and Method" in US 2002/0002693, January 2002.
346. T. Tanzawa, T. Tanaka, K. Takeuchi, R. Shirota, S. Aritome, H. Watanabe, G. Hemink, K. Shimizu, S. Sato, Y. Takeuchi, K. Ohuchi, "A Compact On-Chip ECC for Low Cost Flash Memories", IEEE Journal of Solid-State Circuits, Vol. 32, No. 5, May 1997.
347. S. B. Wicker, "Error Control for Digital Communication and Storage", Prentice Hall, 1995.
348. E. R. Berlekamp, "The Construction of Fast, High-Rate, Soft Decision Block Decoders" in IEEE Transactions on Information Theory, Vol. 29, May 1983.
349. G. Einarsson, C. E. Sundberg, "A Note on Soft Decision with Successive Erasures" in IEEE Transactions on Information Theory, January 1976.
350. P. Fitzpatrick, "New Time Domain Errors and Erasures Decoding Algorithm for BCH Codes" in Electronics Letters, Vol. 30, January 1994.
351. P. Fitzpatrick, "Errors-and-Erasures Decoding of BCH Codes" in IEEE Proceedings on Communications, Vol. 146, April 1999.
352. V. Intini, A. Marelli, R. Ravasio, R. Micheloni, "Reading Method of a Memory Device with Embedded Error-Correcting Code and Memory Device With Embedded Error- Correcting Code" in US 2007/0234164, October 2007.
353. N. Kamiya, "On Acceptance Criterion for Efficient Successive Errors-and-Erasures Decoding of Reed-Solomon and BCH Codes" in IEEE Transactions on Information Theory, Vol. 43, September 1993.
354. N. Kamiya, "On Algebraic Soft-Decision Decoding Algorithms for BCH Codes" in IEEE Transactions on Information Theory, Vol. 47, January 2001.
355. O. Keren, S. Litsyn, "A Class of Array Codes Correcting Multiple Column Erasures" in IEEE Transactions on Information Theory, Vol. 43, November 1997.
356. M. G. Kim, J. H. Lee, "Undected Error Probabilites of Binary Primitive BCH Codes for Both Error Correction and Detection" in IEEE Transactions on Communications, Vol. 44, May 1996.
357. R. Koetter, A. Vardy, "Algebraic Soft-Decision Decoding of Reed-Solomon Codes" in IEEE Transactions on Information Theory, Vol. 49, November 2003.
358. H. Kurata, K. Otsuga, A. Kotabe, S. Kajiyama, T. Osabe, Y. Sasago, S. Narumi, K. Tokami, S. Kamohara, O. Tsuchiya, "The Impact of Random Telegraph signals on the Scaling of Multilevel Flash Memories" in IEEE Symposium on VLSI Circuits Digest of Technical Papers, 2006.
359. H. Tanaka, K. Kakigahara, "Simplified Correlation Decoding by Selecting Possible Codewords Using Erasure Information" in IEEE Transactions on Information Theory, Vol. 29, September 1983.
360. H. Tanaka, K. Kakigahara, "Simplified Correlation Decoding by Selecting Possible Codewords Using Erasure Information" in IEEE Transactions on Information Theory, Vol. 29, September 1983.
361. T. L. Tapp, A. A. Luna, X. Wang, S. B. Wicker, "Extended Hamming and BCH Soft Decision Decoders for Mobile Data Applications" in IEEE Transactions on Communications, Vol. 47, March 1999.
362. A. Vardy, Y. Beery, "Maximum-Likelihood Soft Decision Decoding of BCH Codes" in IEEE Transactions on Information Theory, Vol. 40, March 1994.
363. S. B. Wicker, "Error Control for Digital Communication and Storage", Prentice Hall, 1995.