Improved charge pump for flash memory applications in triple-well CMOS technology

IEEE International Symposium on Industrial Electronics

Volumn 4, Issue , 2002, Pages 1322-1326

  KhOUr, O ^a   Gregori, S ^b   Cabrini, A ^b   Micheloni, R ^a   Torelli, G ^b  

^a STMICROELECTRONICS   (Italy)

^b UNIVERSITY OF PAVIA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

CHARGE PUMP CIRCUITS; CHARGE TRANSFER; CHARGE TRANSFER DEVICES; CMOS INTEGRATED CIRCUITS; ELECTRIC RESISTANCE; ELEVATORS; INDUSTRIAL ELECTRONICS;

CHARGE TRANSFER PROCESS; CMOS FABRICATION TECHNOLOGY; EXPERIMENTAL COMPARISON; FLASH TECHNOLOGY; MEMORY APPLICATIONS; OUTPUT RESISTANCE; PASS TRANSISTORS; PORTABLE APPLICATIONS;

FLASH MEMORY;

EID: 84902317767     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/isie.2002.1025982     Document Type: Conference Paper

References (12)

1. R. Moazzami and C. Hu, "Stress-induced current in thin silicon dioxide film", IEEE IEDMTechnical Digest. 1992, pp. 139-141
2. M. Bauer. R. Alexis, G. Atwood, B. Baltar, A. Fazio, K. Frary, M. Hensel, M. Ishac, J. Javanifard, M. Landgraf, D. Leak, K. Loe. D. Mills, P. Ruby, R. Rozman. S. Sweha, S. Talreja. and K. Wojciechowski, "A multilevel-cell 32Mb Flash memory", IEEE ISSCCDig. Tech. Papers, Feb. 1995, pp. 132-133
3. B. Ricco, G. Torelli, M. Lanzoni, A. Manstretta, H. E. Maes. D. Montanari, and A. Modelli. "Nonvolatile multilevel memories for digital applications" Proc. IEEE, vol. 86, no. 12, Dec. 1998, pp. 2399-2421
4. O. Khouri, R. Micheloni, S. Gregori. and G. Torelli, "Fast voltage regulator for multilevel Flash memories", IEEE Memory Technology, Design and Testing, San Jose (California, U.S.A.), Aug. 2000, pp. 34-38.
5. P. Pavan, R. Bez, P. Olivo. and E. Zanoni. "Flash memory cells - An overview", Proc. IEEE, vol. 85, no. 8. Aug. 1997, pp. 1248-1271
6. 2 3-V-only 50-MHz 64-Mb 2-b/cell CHE NOR Flash memory", IEEE J. Solid-Stale Circuits, vol. SC-35.no. 1 l.Nov. 2000. pp. 1655-1667
7. Dickson. "On-chip high voltage generation in MTMOS integrated circuits using an improved voltage multiplier technique", IEEE J. Solid-Stale Circuits, vol. SC-11. no. 3. June 1976, pp. 374-378
8. T. Tanzawa and T. Tanaka, "A dynamic analysis of the Dickson charge pump circuit", IEEE J. Solid-Stale Circuits, vol. SC-32, no. 8. Aug. 1997. pp. 1231-1240
9. J. Shin. I. Chung. Y. J. Park, and H. S. Min. "A new charge pump without degradation in threshold voltage due to body effect", IEEE J. Solid-Stale Circuits, vol. 35, no. 8, Aug. 2000. pp. 1227-1230
10. A. Umezawa. S. Atsumi, M. Kuriyama, H. Banba. K. Imamiya, K. Naruke. S. Yamada, E. Obi, M. Oshikiri. T. Suzuki, and S." Tanaka. "A 5v-only operation 0.6-um flash EEPROM with row decoder scheme in triple-well technology", IEEE J. Solid-Slate Circuits, vol. SC-27, no. 11, Nov. 1982. pp. 1540-1546
11. G. Van Steenwijk, K. Hoen, and H. Wallinga, " Analysis and dedesign of a charge pump circuit for high output current applications", Proc. ESSCIRC, Lille (France). Sep. 1995. pp. 118-121
12. S. Haddad, C. Chang, A. Wang, J. Bustillo, J. Lien, T. Montalvo, and M. Van Buskirk, "An investigation of erase-mode dependent hole trapping in flash EEPROM memory cell", IEEE Electron Device Lett., vol. EDL-11. Nov. 1990. pp. 514-516