-
1
-
-
0029216970
-
A single-chip concatenated FEC decoder
-
D. Luthi, A. Mogre, N. Ben-Efraim, and A. Gupta, "A single-chip concatenated FEC decoder," in Proc. IEEE Custom Integrated Circuits Conf., 1995, pp. 285-288.
-
(1995)
Proc. IEEE Custom Integrated Circuits Conf.
, pp. 285-288
-
-
Luthi, D.1
Mogre, A.2
Ben-Efraim, N.3
Gupta, A.4
-
3
-
-
0024089121
-
On the VLSI design of a pipeline Reed-Solomon decoder using systolic arrays
-
Oct.
-
H. M. Shao and I. Reed, "On the VLSI design of a pipeline Reed-Solomon decoder using systolic arrays," IEEE Trans. Comput., vol. 37, pp. 1273-1280, Oct. 1988.
-
(1988)
IEEE Trans. Comput.
, vol.37
, pp. 1273-1280
-
-
Shao, H.M.1
Reed, I.2
-
4
-
-
0030661455
-
A new mapping technique for automated design of highly efficient multiplexed FIR digital filters
-
June
-
W. Wilhelm and T. Noll, "A new mapping technique for automated design of highly efficient multiplexed FIR digital filters," in Proc. IEEE Int. Symp. Circuits and Systems, vol. 4, June 1997, pp. 2252-2256.
-
(1997)
Proc. IEEE Int. Symp. Circuits and Systems
, vol.4
, pp. 2252-2256
-
-
Wilhelm, W.1
Noll, T.2
-
5
-
-
0030718802
-
A datapath generator for full-custom macros of iterative logic arrays
-
M. Gansen, F. Richter, O. Weiss, and T. Noll, "A datapath generator for full-custom macros of iterative logic arrays," in Proc. IEEE ASSAP'97, 1997, pp. 438-447.
-
(1997)
Proc. IEEE ASSAP'97
, pp. 438-447
-
-
Gansen, M.1
Richter, F.2
Weiss, O.3
Noll, T.4
-
6
-
-
0028729956
-
A high speed Reed Solomon codec chip using lookforward architecture
-
Dec.
-
J.-Y. Chang and C. Shung, "A high speed Reed Solomon codec chip using lookforward architecture," in Proc. IEEE APCCAS'94, Dec. 1994, pp. 212-217.
-
(1994)
Proc. IEEE APCCAS'94
, pp. 212-217
-
-
Chang, J.-Y.1
Shung, C.2
-
7
-
-
0028467137
-
New efficient designs for XOR and XNOR functions on the transistor level
-
July
-
J.-M. Wang, S.-C. Fang, and W.-S. Feng, "New efficient designs for XOR and XNOR functions on the transistor level," IEEE J. Solid-State Circuits, vol. 29, pp. 780-786, July 1994.
-
(1994)
IEEE J. Solid-State Circuits
, vol.29
, pp. 780-786
-
-
Wang, J.-M.1
Fang, S.-C.2
Feng, W.-S.3
-
8
-
-
0026169174
-
Carry-save architectures for high-speed digital signal processing
-
T. Noll, "Carry-save architectures for high-speed digital signal processing," J. VLSI Signal Process., vol. 3, pp. 121-140, 1991.
-
(1991)
J. VLSI Signal Process.
, vol.3
, pp. 121-140
-
-
Noll, T.1
-
9
-
-
0028731047
-
VLSI array synthesis for polynomial GCD computation and application to finite field division
-
Dec.
-
Y.-J. Jeong and W. Burleson, "VLSI array synthesis for polynomial GCD computation and application to finite field division," IEEE Trans. Circuits Syst., vol. 41, pp. 891-896, Dec. 1994.
-
(1994)
IEEE Trans. Circuits Syst.
, vol.41
, pp. 891-896
-
-
Jeong, Y.-J.1
Burleson, W.2
-
12
-
-
0025664625
-
A 40-MHz encoder-decoder chip generated by a Reed-Solomon code compiler
-
May
-
P. Tong, "A 40-MHz encoder-decoder chip generated by a Reed-Solomon code compiler," in Proc. IEEE Custom Integrated Circuits Conf., May 1990, pp. 13.5.1-13.5.4.
-
(1990)
Proc. IEEE Custom Integrated Circuits Conf.
, pp. 1351-1354
-
-
Tong, P.1
-
13
-
-
0031276427
-
An area-efficient VLSI architecture of a Reed-Solomon decoder/encoder for digital VCR's
-
Nov.
-
S. Kwon, and H. Shin, "An area-efficient VLSI architecture of a Reed-Solomon decoder/encoder for digital VCR's," IEEE Trans. Consumer Electron., pp. 1019-1027, Nov. 1997.
-
(1997)
IEEE Trans. Consumer Electron.
, pp. 1019-1027
-
-
Kwon, S.1
Shin, H.2
-
14
-
-
0026172112
-
Reed Solomon VLSI codec for advanced television
-
June
-
S. Whitaker, J. Canaris, and K. Cameron, "Reed Solomon VLSI codec for advanced television," IEEE Trans. Circuits Syst. Video Technol., vol. 1, pp. 230-236, June 1991.
-
(1991)
IEEE Trans. Circuits Syst. Video Technol.
, vol.1
, pp. 230-236
-
-
Whitaker, S.1
Canaris, J.2
Cameron, K.3
|