New serial architecture for the Berlekamp-Massey algorithm

IEEE Transactions on Communications

Volumn 47, Issue 4, 1999, Pages 481-483

  Chang, Hsie Chia ^a  

^a NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; BLOCK CODES; DECODING; LOGIC CIRCUITS; MULTIPLYING CIRCUITS; POLYNOMIALS;

BERLEKAMP-MASSEY ALGORITHM; BOSE-CHAUDHURI-HACQUENGHEM; FINITE FIELD INVERTER; FINITE FIELD MULTIPLIERS; SERIAL ARCHITECTURE;

ERROR CORRECTION;

EID: 0032675339     PISSN: 00906778     EISSN: None     Source Type: Journal    
DOI: 10.1109/26.764911     Document Type: Article

References (15)

1. R. C. Böse and D. K. Ray-Chaudhuri On a class of error correcting binary group codes, Inform. Contr., vol. 3, pp. 68-69, 1960.
2. A. Hocquenghem Codes corecteurs d'erreurs, Chiffres, vol. 2, pp. 147-156, 1959.
3. I. S. Reed and G. Solomon Polynomial codes over certain finite fields, J. Soc. Ind. Appl. Math., vol. 8, pp. 300-304, 1960.
4. E. R. Berlekamp, Algebraic Coding Theory. New York: McGraw-Hill, 1968.
5. S. Lin and D. J. Costello, Error Control Coding: Fundamentals and Applications. Englewood Cliffs, NJ: Prentice-Hall, 1983.
6. R. E. Blahut, Theory and Practice of Error Control Codes. Reading, MA: Addison-Wesley, 1983.
7. T. K. Truong, W. L. Eastman, I. S. Reed, and I. S. Hsu Simplified procedure for correcting both errors and erasures of Reed-Solomon code using Euclidean algorithm, Proc. Inst. Elect. Eng. pt. E, vol. 135, no. 6, pp. 318-324, 1988.
8. J. L. Massey Shift-register synthesis and BCH decoding, IEEE Trans. Inform. Theory, vol. IT-15, pp. 122-127, 1969.
9. Y. Sugiyama, M. Kasahara, S. Hirasawa, and T. Namekawa A method for solving key equation for decoding Goppa codes, Inform. Contr., vol. 27, pp. 87-99, 1975.
10. L. R. Welch and R. A. Scholtz Continued fractions and Berlekamp's algorithm, IEEE Trans. Inform. Theory, vol. IT-25, pp. 19-27, 1979.
11. I. S. Reed, M. T. Shih, and T. K. Truong VLSI design of inverse-free Berlekamp-Massey algorithm, Proc. Inst. Elect. Eng. pt. E, vol. 138, pp. 295-298, Sept. 1991.
12. E. R. Berlekamp, Galois Field Computer, U.S. Patent 4162480, 1979.
13. K. Y. Liu Architecture for VLSI design of Reed-Solomon decoders, IEEE Trans. Computers, vol. C-33, pp. 178-189, Feb. 1984.
14. Y. U. Oh and D. Y. Kim Method and apparatus for computing error locator polynomial for use in a Reed-Solomon decoder, U.S. Patent 4663470, 1996.
15. H. O. Burton Inversionless decoding of binary BCH codes, IEEE Trans. Inform. Theory, vol. IT-17, pp. 464166, 1971.