메뉴 건너뛰기




Volumn , Issue , 2002, Pages 89-93

On the high-speed VLSI implementation of errors-and-erasures correcting Reed-Solomon decoders

Author keywords

Berlekamp massey algorithm; Erasure; Reed solomon codes; VLSI architectures

Indexed keywords

ERRORS; HARDWARE; INTEGRATED CIRCUIT TESTING; REED-SOLOMON CODES; VLSI CIRCUITS;

EID: 84892242522     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/505306.505326     Document Type: Conference Paper
Times cited : (16)

References (9)
  • 2
    • 0035247672 scopus 로고    scopus 로고
    • A reed-solomon product-code (RS-PC) decoder chip for DVD applications
    • Feb.
    • H.-C. Chang, C. B. Shung, and C.-Y. Lee. A Reed-Solomon product-code (RS-PC) decoder chip for DVD applications. IEEE Journal of Solid-State Circuits, 36(2):229-238, Feb. 2001.
    • (2001) IEEE Journal of Solid-State Circuits , vol.36 , Issue.2 , pp. 229-238
    • Chang, H.-C.1    Shung, C.B.2    Lee, C.-Y.3
  • 3
    • 0029288212 scopus 로고
    • The U. S. HDTV standard the grand
    • April
    • C. B. et al. The U.S. HDTV standard the grand. IEEE Spectrum, 32:36-45, April 1995.
    • (1995) IEEE Spectrum , vol.32 , pp. 36-45
    • Be, C.1
  • 4
    • 84938015310 scopus 로고
    • On decoding bch codes
    • Oct.
    • J. Forney. On decoding BCH codes. IEEE Trans.on Inform.The ory, IT-11:549-557, Oct. 1965.
    • (1965) IEEE Trans.On Inform.The Ory , vol.IT-11 , pp. 549-557
    • Forney, J.1
  • 5
    • 0033320792 scopus 로고    scopus 로고
    • On decoding of both errors and erasures of a reed-solomon code using an inverse-free berlekamp-massey algorithm
    • Oct.
    • J.-H. Jeng and T.-K. Truong. On decoding of both errors and erasures of a Reed-Solomon code using an inverse-free Berlekamp-Massey algorithm. IEEE Trans.on Communications, 47(10):1488-1494, Oct. 1999.
    • (1999) IEEE Trans.On Communications , vol.47 , Issue.10 , pp. 1488-1494
    • Jeng, J.-H.1    Truong, T.-K.2
  • 7
    • 0035473059 scopus 로고    scopus 로고
    • High-speed architecture for reed-solomon decoders
    • Oct.
    • D. V. Sarwate and N. R. Shanbhag. High-speed architecture for Reed-Solomon decoders. IEEE Trans. on VLSI Systems, 9(5):641-655, Oct. 2001, available at http://www.icims.csl.uiuc.edu/~shanbhag/myhome.
    • (2001) IEEE Trans. on VLSI Systems , vol.9 , Issue.5 , pp. 641-655
    • Sarwate, D.V.1    Shanbhag, N.R.2
  • 9
    • 0035245732 scopus 로고    scopus 로고
    • Performance analysis of coded M-ary orthogonal signaling using errors-and-erasures decoding over frequency-selective fading channels
    • Feb.
    • L.-L. Yang and L. Hanzo. Performance analysis of coded M-ary orthogonal signaling using errors-and-erasures decoding over frequency-selective fading channels. IEEE Journal on Selected Areas in Communications, 19(2):211-221, Feb. 2001.
    • (2001) IEEE Journal on Selected Areas in Communications , vol.19 , Issue.2 , pp. 211-221
    • Yang, L.-L.1    Hanzo, L.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.