VLSI-Design of non-volatile memories

VLSI-Design of Non-Volatile Memories

Volumn , Issue , 2005, Pages 1-581

  Campardo, Giovanni ^a   Micheloni, Rino ^a   Novosel, David ^b  

^a STMICROELECTRONICS   (Italy)

^b Micro Design Inc   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 84891385416     PISSN: None     EISSN: None     Source Type: Book    
DOI: 10.1007/b137712     Document Type: Book

References (336)

1. S. Aritome, "Advance Flash memory technology and trends for file storage application", in IEDM Tech. Dig., pp. 763-766, (2000).
2. H. P. Belgal et al., "A new reliability model for post-cycling charge retention of Flash memories", Proc. IRPS, pp. 7-20, (2002).
3. R. Bez, "Introduction to Flash Memory", IEEE Proceeding of the, Vol. 91, No. 4, pp. 489-502, (April 2003).
4. W. D. Brown and J. E. Brewer, eds., Nonvolatile Semiconductor Memory Technology. New York, NY: IEEE Press, (1998).
5. rd IEEE Int. Conf. on Electronics Circuits and Systems, pp. 1005, (1996).
6. G. Campardo, R. Micheloni, "Scanning the special issue on Flash Memory technology", IEEE Proceeding of the, Vol. 91, No. 4, pp. 483-488, (April 2003).
7. P. Cappelletti, R. Bez, D. Cantarelli and L. Fratin, "Failure mechanisms of Flash cell in program/erase cycling", IEDM Tech. Dig., pp. 291-264, (1994).
8. P. Cappelletti, A. Modelli, "Flash memory reliability", in Flash memory, P. Cappelletti et al., Ed Norwell, Ma: Kluwer, (1999).
9. A. Chimenton, P. Pellati, P. Olivo, "Analysis of Erratic Bits in FLASH Memories", Proc. IRPS, 17-22, (2001).
10. A. Conci, et al., Current criticalities and innovation perspective in Flash memory design automation", IEEE Proceeding of the, Vol. 91, No. 4, pp. 581-593, (April 2003).
11. G. Crisenza, C. Clementi, G. Ghidini and M. Tosi, "Floating gate memories", Qual. Reliab. Eng. Int., vol. 8, pp. 177-187, (1992).
12. G. Crisenza, G. Ghidini, S. Manzini, A. Modelli, M. Tosi, "charge loss in EPROM due to ion generation and transport in interlevel dielectrics", IEDM Tech. Dig., pp. 107-110, (1990).
13. D. Ielmini, A. S. Spinelli, A. L. Lacaita, L. Confalonieri and A. Visconti, "New technique for fast characterisation of SILC distribution in Flash arrays", Proc. IRPS, 73-80, (2001).
14. D. Ielmini, A. S. Spinelli, A. L. Lacaita, R. Leone and A. Visconti, "Localisation of SILC in Flash memories after program/erase cycling", Proc. IRPS, 1-6, (2002).
15. D. Ielmini, A. S. Spinelli, A. L. Lacaita, A. Modelli, "Statistical Model of reliability and scaling projections for Flash memories", IEDM Tech. Dig., (2001).
16. International Technology Roadmap for Semiconductors, (2001).
17. S. Keeney, "A 130nm generation high-density ETOX Flash memory technology", IEDM Tech. Dig., p. 41, (2001)
18. V. N. Kynett, A. Baker, M. Fandrich, G. Hoekdtrsa, O. Jungroth, J. Kreifels and S. Well, "An in-system reprogrammable 256 K CMOS Flash memory", ISSCC, Conf. Proc., pp. 132-133, (1988).
19. S. Lai, "Flash memories: Where we were and where we are going", IEDM Tech. Dig., pp. 971-973, (1998).
20. F. Masuoka, M. Momodomi, Y. Iwata and R. Shirota, "New ultra high density EPROM and Flash with NAND structure cell", IEDM Tech. Dig., pp. 552-555, (1987).
21. A. Modelli, "Reliability of thin dielectrics for non-volatile applications", Microelectronic Engineering, 48, 403 (1999).
22. S. Mukherjee, T. Chang, R. Pang, M. Knecht and D. Hu, "A single transistor EEPROM cell and its implementation in a 512K CMOS EEPROM", IEDM Tech. Dig., pp. 616-619, (1958).
23. T. C. Ong et al., VLSI Symp. on Tech., 7A-2, p. 83, (1993)
24. P. Pavan and R. Bez", The industrial standard Flash memory cell", in Flash memory, P. Cappelletti et al., Ed Norwell, Ma: Kluwer, (1999).
25. P. Pavan, R. Bez, P. Olivo and E. Zanoni, "Flash memory cells-An overview", Proc. IEEE, vol. 85, pp. 1248-1271, (Aug. 1977).
26. B. Ricco et al., Proc. IEEE, vol. 86, pp. 2399, (1998).
27. L. Selmi and C. Fiegna, "Physical aspects of cell operation and reliability", in Flash memory, P. Cappelletti et al., Ed Norwell, Ma: Kluwer, (1999).
28. Webfeet Inc., "Semiconductor industry outlook", presented at the 2002 Non-Volatile memory Conference, Santa Clara, CA.
29. C. Auricchio, R. Bez, A. Losavio, A. Maurelli, C. Sala, P. Zabberoni G. Baccarani and M. Rudan, "A triple-weel architecture for low voltage operation in submicron CMOS devices", (Eds.), Proc. ESSDERC 96, Bologna, Italy, p. 613, (1996).
30. T. M. Bloomstein, M. Rothshild, R. R. Kunz, D. E. Hardy, T. B. Goodman, and S. T. Palmacci, "Critical issues in 157 nm lithography", J. Vac. Sci. Thecnol. B, vol. 16, pp. 3154, (1998).
31. J. O. Borland, R. Koelsch, "MeV implantation technology: next generation manufacturing with current generation equipment", Solid State Technology, P.1 (1993).
32. P. Cappelletti, A. Tutolo, L. Frattin, L. Ravazzi, C. Riva, "The Flash E2PROM cell with Boron P-pocket architecture: advantages and limitations", Proc. Nonvolatile Semiconductor Memory Workshop, (1995).
33. C. T. Gabriel, and J. P. McVittie, "How Plasma Etching Damages Thin Gate Oxides", Sol. State Technology, 81, (June 1992).
34. T. Y. Chan, P. K. Ko and C. Hu "Dependence of channel electric field on device scaling" IEEE Electron Dev. Lett., EDL-6, p. 551, (Oct. 1985).
35. M. L. Chen et al. "Suppression of Hot-Carrier Effects in Submicron CMOS Technology" IEEE Trans. Electron Dev., ED-35, p2210, (Dec. 1988).
36. E. G. Cromer, "Mask aligners and stepper for precision microlithography, Solid State Technology, 36, (April 1993).
37. J. D. Cuthbert, "Optical projection printing", Solid State Technology, 20, 59, August (1977).
38. F. H. Dill, W. P. Hornberger, P. S. Hauge, J. M. Shaw, "Characterization of positive resist", IEEE Trans. Electron. Dev., ED22, 445, (1975).
39. G. Dunn, S. S. Scott, "Channel hot-carrier stressing of reoxidizied nitrided silicon dioxide", IEEE Trans. On Electron Device, 37, 7, p. 1719, (1990).
40. th International IEEE VLSI Multilevel Interconnection Conference, p. 72, (1989).
41. Fowler-Nordheim tunneling on source doping concentration of an n-MOSFET", IEEE Electron Device Letters, 17, 11, p. 525, (1996).
42. G. Ginami. et al., "Survey on Flash technology with specific attention to the critical process parameters related to manufacturing", IEEE Proceeding of the, Vol. 91, No. 4, pp. 503-522, April (2003).
43. C. Hill, S. Jones and D. Boys "Rapid Thermal Annealing - Theory and Practice" in R. A. Levy Ed., Reduced Thermal Processing for ULSI, Plenum Press, New York, p. 143, (1989).
44. IEEE Standard Department, "IEEE P1005 draft standard for definitions, symbols, and characteristics of floating gate memory arrays", approved 1998.
45. E. Kooi, "The invention of LOCOS", IEEE Press, NY, (1991).
46. M. D. Levenson, N. S. Viswanathan, R. A. Simpson, "Improving resolution in photolithography with a phase-shifting mask", IEEE Trans. Electron. Dev, ED29, 1828, (1982).
47. B. J. Lin, "The optimum numerical aperture for optical projection microlithography", Proc. SPIE, 1463, 42, (1991).
48. R. A. Morgan, "Plasma etching in semiconductor fabrication", Elsevier, NY, (1985).
49. S. Mori, E. Sakagami, H. Araki, Y. Kaneko, K. Marita, Y. Ohshima, N. Arai, K. Yoshikawa, "ONO interpoly dielectric scaling for non-volatile memories applications", IEEE Trans. On Electron Devices, 38, 2, p. 386-391, (1991).
50. E. G. Moore, "Cramming more components onto integrated circuits", Electronics Magazine, vol. 8, pp. 114-117, (April 1965).
51. M. Born, E. Wolf "Principles of optics", Pergamon Press
52. A. Nakae, K. Kamon, T. Hanawa, H. Tanabe, "Improvement in optical proximity correction by optimizing second illumination source", Jpn. J. Appl. Phys., Pt. 1, vol. 35, pp. 6396, (1996).
53. th ed. Blackie and Son, Ltd., Glasgow, (1995).
54. K. C. Saraswat, D. L. Brors, J. A. Fair, K. A. Monnig and R. Beyers "Properties os Low Pressure CVD Tungsten Silicide for MOS VLSI Interconnections" IEEE Trans. Electron Dev., ED-30, 1497, (1983).
55. K. C. Saraswat, F. Mohammadi and J. D. Meindl "WSi2 Gate MOS Device" Tech. Dig. IEDM, 462, (1979).
56. Semiconductors Industry Association, "International Roadmap for Semiconductors: 2002".
57. K. Shibahara et al., "Trench Isolation with V-shaped Buried Oxide for 256-Mbit DRAMs" Tech Dig. IEDM, p. 275, (1992).
58. Y. Tang, J. Chen, C. Chang, D. Liu, S. Haddad, Y. Sun, A. Wang, M. Ramskey, M. Kwong, H. Kinoshita, W. Chan, J. Lien, "Different dependence of band-to-band and
59. H. Tsai, C. L. Yu, C. Y. Wu, "A bird's beak technique for LOCOS in VLSI fabrication", IEEE Electron Device Letters, 7, 2, pp. 122-123, (1986).
60. K. Tsukamoto et al. "High Energy Ion Implantation for ULSI: Well Engineering and Gettering", Solid State Technology, p. 49, (June 1992).
61. N. A. H. Wils, P. A. van der Plas, A. H. Montree, "Dimensional characterization of poly buffer LOCOS in comparison with suppressed LOCOS", ESSDERC 90, pp. 535-538, (1990).
62. S. Aritome, R. Shirota, G. Hemink, T. Endoh, and F. Masoka, "Reliability issues of Flash memory cells", Proc. IEEE, vol. 81, no. 5, pp. 776-788, (May 1993).
63. R. Bez et al., "Depletion Mechanism of Flash cell induced by parasitic drain stress contidion", VLSI Technology Symposium, (1994).
64. J. D. Bude, "Gate current by impact ionization feedback in sub-micron MOSFET technologies", in 1995 Symposium VLSI Technology Dig. Tech. Pap., pp. 101-102, (June 1995).
65. J. D. Bude, M. R. Pinto and R. K. Smith, "Monte Carlo Simulation of the CHISEL Flash Memory Cell", IEEE Tran. Electron Devices, vol. 47, pp. 1873-1881, (Oct. 2000).
66. E. Burstein, S. Lundqvist, "Tunneling Phenomena in Solida", Plenum Press, New-York, (1969).
67. 2 cell for megabit CMOS EPROM", in Proc. 17th European Solid State Device Research Conf., pp. 765-768, (Sept. 1987).
68. John Y. Chen, CMOS devices and technology for VLSI, Prentice Hall, (1990).
69. A. Chimenton, P. Pellati, and P. Olivo, "Constant Charge Erasing Scheme for Flash Memories", IEEE Tran. Electron Devices, vol. 49, pp. 613-618, (Apr. 2002).
70. A. Chimenton, et al., "Overerase Phenomena: An insight Into Flash Memory reliability", IEEE Proceeding of the, Vol. 91, No. 4, pp. 617-626, (April 2003).
71. C. Dunn, C. Kaya, T. Lewis, T. Strauss, J. Schreck, P. Hefley, M. Middendorf, and T. San, "Flash EEPROM disturb mechanisms", in Proc. Int. Rel. Phys. Symp., pp. 299-308, (April 1994).
72. B. Eitan and D. Frohman-Bentchkowski, "Hot electron injection into the oxide in n-channel MOS devices", IEEE Trans. Electron Devices, vol. ED-28, pp. 328-340, (March 1981).
73. B. Eitan, R. Kazerounian, A. Roy, G. Crisenza, P. Cappelletti, and A. Modelli, "Multilevel Flash cells and their trade-offs", in 1996 IEDM Tech. Dig., pp. 169-172, (Dec. 1996).
74. Leo Esaki, "Long Journey into Tunneling", Proceedings of IEEE, vol 62, No 6, pp 825-835, (June 1974).
75. D. Frohman-Bentchkowsi, "Memory behavior in a floating gate avalanche-injection MOS (FAMOS) structure", Appl. Phys. Lett., vol. 18, pp. 332-334, (1971).
76. D. Frohman-Bentchkowsi, "FAMOS-A new semiconductor charge storage device", Solid State Electron, vol. 17, pp. 517-520, (1974).
77. C. Hu, "Lucky-electron model for channel hot-electron emission", 1979 IEDM Tech. Dig., pp. 22-25, (Dec. 1979).
78. C. Hu, "Future CMOS scaling and reliability", Proc. IEEE, vol. 81, pp. 682-689, (May 1993).
79. Y. Igura et al., "New Device Degradation Due to "Cold" Carriers Created by Band-to Band Tunneling", IEEE Electro Device Letters, VOL. 10, NO. 5, MAY (1989).
80. C. Kittel, Introduction to Solid State Physic, John Wiley & Sons, New York, (1966).
81. 2 ", J. of Applied Physics, vol. 40, pp. 273-283, (Jan. 1969).
82. S. Mahapatra, S. Shukuri, and J. Bude, "CHISEL flash EEPROM-Part I: performance and scaling", IEEE Trans. Electron Devices, vol. ED-49, pp. 1296-1301, (July 2002).
83. S. Mahapatra, S. Shukuri, and J. Bude, "CHISEL flash EEPROM-Part I: reliability", IEEE Trans. Electron Devices, vol. ED-49, pp. 1302-1307, (July 2002).
84. Yohsuka Mochizucki, "Read-disturb Failure in Flash Memory at low field", Intel reports, Nikkei Electronics Asia, pp. 35-36, (May 1993).
85. J. Van Houdt, et al., "The HIMOS Flash technology: The alternative solution for low-cost embedded Mmeory", IEEE Proceeding of the, Vol. 91, No. 4, pp. 627-635, (April 2003).
86. Samuel Tuan Wang, "On the I-V characteristics of Floating-Gate Mos transistors", IEEE Transaction on electron devices, Vol ED-26, No 9, September (1979).
87. R. S. Muller, T. I. Kamins, Device Electronics for Integrated Circuits. Second Edition, John Wiley & Sons, (1986).
88. S. M. Sze, Physics of Semiconductor Device, John Wiley & Sons, Inc, New York, (1969).
89. Stanley Wolf, Silicon Processing For the VLSI ERA volume 2: Process integration, LATTICE PRESS, Sunset Beach, California, (1990).
90. B. K. Ahuja, "An improved frequency compensation technique for CMOS operational amplifiers", IEEE J. Solid-State Circuits, vol. SC-18, pp. 629-633, (Dec. 1993).
91. L. A. Akerst, "An analytical expression for th ethreshold voltage of a small geometry MOSFET", Solid State Electronics, vol. 24, pp. 621-627, (1981).
92. M. Annaratone, Digital CMOS Circuit Design. Kluwer Academic Publishers.
93. J. C. Bertails, "Low frequency noise considerations for MOS amplifiers design", IEEE Journal of Solid State Circuits, Vol. SC-14, No. 4, pp. 773-776, (August 1979).
94. J. Y. Chen "CMOS The emerging VLSI technology", IEEE Circuits and Device Magazine, pp. 16-31, (March 1986).
95. E. J. Dickes, D. E. Carlton", A Graphical analysis of the Schmitt trigger circuit", IEEE Journal of Solid State Circuits, vol. Sc-17, No. 6, pp. 1194-1197, (December 1982).
96. Edit by P. R. Gray, D. A. Hodges, R. W. Brodersen, "Analog MOS integrated circuits", IEEE Press, (1980).
97. P. R. Gray, R. G. Meyer, "MOS Operational Amplifier Design-A Tutorial Overview", IEEE Journal of Solid State Circuits, Vol. SC-17, No. 6, pp. 969-982, (December 1982).
98. R. Gregorian, G. C. Temes, Analog Mos integrated circuits for signal processing, J. Wiley & Sons, (1986).
99. T. P. Haraszti, CMOS Memory Circuits. Boston, MA: Kluwer Academic Publishers, ch. 5, (2000).
100. L. G. Heller and W. R. Griffin, "Cascode voltage switch logic: a differential CMOS logic family", in 1984 IEEE Int. Solid-State Circuits Conf. Dig. Tech. Pap., pp. 16-17, (Feb. 1984).
101. A. Kuma, "CMOS Circuit optimization", Solid State Electronics, vol. 26, No. 1, pp. 47-58, (1983).
102. C. M. Lee, Ellen W. Szeto, "Zipper CMOS", IEEE Custom Integrated Circuits Conference, pp. 236-239, (1986).
103. T. Mano, J. Yamada, J. Inoue, and S. Nakajima, "Circuit techniques for a VLSI memory", IEEE J. Solid-State Circuits, vol. 18, no. 5, pp. 463-469, (Oct. 1983).
104. W. L. Martino et al, "An on-chip back-bias generator for MOS dynamic memory", IEEE Journal of Solid State Circuits, Vol. Sc-15, No. 5, pp. 820-826, (October 1980).
105. K. Natori, "Sensitivity of dynamic MOS Flip-Flop sense amplifiers", IEEE Transaction on Electron Devices, Vol. ED-33, No. 4, pp. 482-488, (April 1986).
106. D. Senderowicz, J. H. Huggins, "A low noise NMOS operational amplifier", IEEE Journal of Solid State Circuits, Vol. SC-17, No. 6, pp. 999-1008, (December 1982).
107. H. Taub, D. Shilling, Digital Integrated Electronics, McGraw-Hill, 1997.
108. U. Tietze, Ch. Schenk, "Advanced electronic circuit", Springer-Verlag Berlin Heidelberg New York, (1978)
109. Y. P. Tsividis, "Technique for increasing the gain-bandwidth product of N-M. O. S. and P-M. O. S. integrated inverters", Electronics Letters, vol. 13, No. 14, 7th, pp. 421-422, (July 1977).
110. Y. P. Tsividis, "Design consideration in single-channel MOS Analog Integrated Circuits-A Tutorial", IEEE Journal of Solid State Circuits, Vol. SC-13, No. 3, pp. 383-391, (June 1978).
111. E. Vittoz et al., A Collection of CSEM Papers, Electronic Design Books, Penton Publishing, (1995).
112. E. Charbon, R. Gharpurey, P. Miliozzi, R. G. Meyer, A. Sangiovanni-Vincentelli, SUBSTRATE NOISE - Analysis and Optimization for IC design. Kluwer Academic Publishers, (2001).
113. J. M. Cohn, et al., "Analog Device-Level Layout Automation", Norwell, MA: Kluwer, (1994).
114. R. L. M. Dang and N. Shigyo, "Coupling capacitance for two-dimensional wires", IEEE Electron Deviced Letters, Vol. EDL-2, No. 8, pp. 196-197, (August 1981).
115. M. I. Elmasry, "Capacitance calculations in mOSFET VLSI", IEEE Electron Deviced Letters, Vol. EDL-3, No. 1, pp. 6-7, (January 1982).
116. F. Maloberti, "Analog Design for CMOS VLSI System", Kluwer Academic Publishers, Boston, (2001).
117. W. Maly, Atlas of I. C. Technology, The Benjamin Cummings Publishing Company, (1987).
118. K. Ming-Dou, W. Chung-Yu, W. Tain-Shun, "Area-Efficient Layout Design for CMOS Output Transistors", IEEE, Trans. On Electron Devices, vol. 44, no. 4, (April 1997).
119. T. Sakurai and K. Tamaru, "Single formulas for two-and three-dimensional capacitances", IEEE Transactions on Electron Devices, Vol. ED-30, No. 2, pp. 183-185, (February 1983).
120. N. P. Van der Meiji, J. T. Fokkema, "VLSI circuit reconstruction from work topology", North Holland INTEGRATION, the VLSI Journal vol. 2, pp. 85-119, (1984).
121. L. Bedarida, G. Campardo, A. Silvagni, G. Fusillo, "EEPROM memory device with simultaneous read and write sector capabilities", USA patent No 5, 748, 528, (May 5, 1998).
122. A. Bergemont, "NOR Virtual Ground (NVG) - A New Scaling concept for Very High Density FLASH EEPROM and its Implememtation in a 0.5um Process", IEEE/IEDM, (1993).
123. G. Campardo, R. Micheloni "Architecture of Non Volatile Memory with Multi-bit cells" 12th Bi-annual Conference June 20-23, INFOS2001, Invited paper, (2001).
124. G. Campardo, A. Silvagni, L. Bedarida, G. Fusillo, "Non volatile memory device having sectors of selectable size and number", USA patent No 5, 793, 676, (August 11, 1998).
125. G. Campardo, et al., "An overview of Flash architectural developments", IEEE Proceeding of the, Vol. 91, No. 4, pp. 523-536, (April 2003).
126. Y. S. Hisamune, "A High Capacitive-Coupling Ratio (HiCR) Cell for a 3V-Only 64 Mbit and Future Flash Memoires", IEEE/IEDM, (1993).
127. M. McConnel et al., "An Experimental 4-Mb Flash EEPROM with Sector Erase", IEEE Journal of Solid-State Circuits, Vol. 26, NO 4, pag 484-489, (April 1991).
128. Carver Mead, Lynn Conway, Introduction to VLSI system, Addison-Wesley Publishing Co., USA, (1980).
129. T. Kobayashi et al., "A Current-Controlled Latch Sense Amplifier and a Static Power-Saving Input Buffer for Low-Power Architecture", IEEE Journal of Solid State Circuits, Vol. 28, No 4, (April 1993).
130. H. Miyamoto et al., "Improved Address Buffers, TTL Input Current Reduction, and Hidden Refresh test Mode in a 4-Mb DRAM", IEEE Journal of Solid State Circuits, Vol. 25, No 2, (April 1990).
131. C. Wang et al., "A 3.3-V/5-V Low Power TTL-to-CMOS Input Buffer", IEEE Journal of Solid State Circuits, Vol. 33, No 4, (April 1998).
132. C. Yoo et al., "A Static Power Saving TTL-toCMOS Input Buffer", IEEE Journal of Solid State Circuits, Vol. 30, No 5, (May 1995).
133. H. Arakawa, "Address Decoder Circuit for Non-Volatile Memory", United States Patents 5, 039, 882, Aug. 13, (1991).
134. S. Atsumi, A. Umezawa, M. Kuriyama, H. Banba, N. Ohtsuka, N. Tomita, Y. Iyama, T. Miyaba, R. Sudoh, E. Kamiya, M. Tanimoto, Y. Hiura, Y. Araki, E. Sagakami, N. Arai, and S. Mori, "A 3.3V-only 16Mb flash memory with row-decoding scheme", 1996 IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp. 42-43, (Feb. 1996).
135. G. Campardo, R. Micheloni, S. Commodaro, "Line decoder for memory devices", USA Patent No. 6, 018, 255, (January 25, 2000).
136. G. Campardo, R. Micheloni, "Row decoder for a flash-EEPROM memory device with the possibility of selective erasing of a sub-group of rows of a sector", USA Patent No. 6, 122, 200, (September 19, 2000).
137. G. Campardo et al., "Circuit structure for providing a hierarchical decoding in semiconductor memory devices", USA patent No. 6, 515, 911, (February 4, 2003).
138. J. C. Chen et al., A 2.7V Only 8Mx16 NOR Flash Memory, Symposium on VLSI Circuits, Digest of TEchnical Papers, IEEE, (1996).
139. Kobayashi et al., "A 3.3V-Only 16 MB DINOR Flash Memory", FLASH MEMORY SESSION, ISSCC95.
140. R. Micheloni, et al., "Row decoder circuit for an electronic memory device, particularly for low voltage applications", USA patent No. 6, 069, 837, (May 30, 2000).
141. R. Micheloni et al., "Line decoder for a low supply voltage memory device", USA patent No. 6, 111, 809, (August 29, 2000).
142. R. Micheloni et al., "Nonvolatile memory device, in particular a flash-EEPROM", USA patent No. 6, 351, 413, (February 26, 2002).
143. Y. Miyawaki et al., "A New Erasing and Row decoding scheme for low supply voltage operation 16-Mb/64-Mb Flash Memories", IEEE Journal of Solid State Circuits, Vol. 27, N 4, (April 1992).
144. A. Umezawa et al., "A 5V-Only operation 0.6um Flash EEPROM with Row decoder scheme in triple-well structure", IEEE Journal of Solid State Circuits, Vol. 27, N 11, (November 1992).
145. A. Bellaouar et al., "Bootstrapped Full-Swing BiCMOS/BiNMOS Logic Circuits for 1.2-3.3 V Supply Voltage Regime", IEEE Journal of Solid-State Circuits, vol. 30, no. 6, (June 1995).
146. G. Campardo, R. Micheloni, S. Commodaro, "Low supply voltage nonvolatile memory device with voltage boosting", USA patent No. 5, 903, 498, (May 11, 1999).
147. O. Khouri, R. Micheloni, I. Motta, and G. Torelli, "Word-line read voltage regulator with capacitive boosting for multimegabit multilevel Flash memories", in Proc. European Conf. Circuit Theory and Design 1999, vol. I, pp. 145-148, (Aug.-Sept. 1999).
148. H. Morimura and N. Shibata, "A Step-Down Boosted-Wordline Scheme for 1-V Battery-Operated Fast SRAM's", IEEE Journal of Solid-State Circuits, vol. SC-33, No. 8, (August 1998).
149. N. Otsuka and M. A. Horowitz, "Circuit Techniques for 1.5-V Power Supply Flash Memory", IEEE Journal of Solid-State Circuits, vol. 32, no. 8, (August 1997).
150. T. Tanzawa and S. Atsumi, "Optimization of word-line booster circuits for low voltage flash memories", IEEE J. Solid-State Circuits, vol. SC-33, pp. 410-416, (March 1998).
151. T. Tanzawa and S. Atsumi, "Optimization of word-line booster circuits for low-voltage flash memories", IEEE J. Solid-State Circuits, vol. SC-34, pp. 1091-1098, (Aug. 1999).
152. G. Campardo et al., "Method and circuit for generating an ATD signal to regulate the access to a non-volatile memory", USA patent No. 6, 075, 750, (June 13, 2000).
153. G. Campardo et al., "Method and circuit for regualting the lenght of an ATD pulse signal", USA patent No. 6, 169, 423, (January 2, 2001).
154. H. H. Chao et al. "On the synchronization of a microprocessor", IEEE Custom Integrated Circuits Conference, pp. 447-450, (1986).
155. S. T. Flannagan et al., "Two 13-ns 64k CMOS SRAM's with very low active power and improved asynchronous circuit techniques", IEEE Journal of Solid-State Circuits, vol. SC-11, No. 5, pp. 692-703, (October 1986).
156. R. Micheloni et al., "Method and a related circuit for adjusting the duration of a synchronization signal ATD for timing the access to a non-volatile memory", USA patent No. 6, 075, 750, (May 22, 2001).
157. S. Atsumi, A. Umezawa, T. Tanzawa, T. Taura, H. Shiga, Y. Takano, T. Miyaba, M. Matsui, H. Watanabe, K. Isobe, S. Kitamura, S. Yamada, M. Saito, S. Mori, and T. Watanabe, "A channel-erasing 1.8V-Only 32-Mb NOR flash EEPROM with a bitline direct sensing scheme", IEEE J. Solid-State Circuits, vol. SC-35, pp. 1648-1654, (Nov. 2000).
158. R. Bez et al., "Depletion Mechanism of Flash cell induced by parasitic drain stress condition", VLSI Technology Symposium, (1994).
159. A. Brand et al., "Novel Read Disturb Failure Mechanism Induced By FLASH Cycling", IEEE IRPS, (1993).
160. G. Campardo, "Circuit for sensing the state of matrix cell in NMOS EPROM memories including an offset current generator", USA patent No. 4, 949, 307, (August 14, 1990).
161. G. Campardo, "Sense amplifier having capacitively coupled input for offset compensation", USA Patent No 5, 729, 492, (March 17, 1998).
162. G. Campardo, "Read Path: Sensing technique", in Flash memory, P. Cappelletti et al., Ed Norwell, MA: Kluwer, (1999).
163. G. Campardo, M Dallabora, D. Novosel, "L'amplificatore di lettura nei dispositivi di memoria EPROM", Alta Frequenza, Vol. LVII, No. 6, pp. 143-154, (Luglio-Agosto 1988).
164. G. Campardo, R. Micheloni, S. Commodaro, "Method and circuit for reading low-supplyvoltage nonvolatile memory cells", USA patent No. 6, 128, 225, (October 3, 20).
165. G. Campardo, R. Micheloni, M. Maccarrone, "Circuit and method for generating a read reference signal for nonvolatile memory cells", USA Patent No. 5, 805, 500, (September 8, 1998).
166. G. Campardo, R. Micheloni, M. Maccarrone, "Read circuit and method for nonvolatile memory cells with an equalizing structure", USA Patent No 5, 886, 925, (March 23, 1999).
167. 2 3-V-only 50-MHz 64-Mb 2-b/cell CHE NOR Flash memory", IEEE J. Solid-State Circuits, vol. SC-35, no. 11, pp. 1655-1667, (Nov. 2000)
168. T. Jnbo et al., "A 5V only 16Mb Flash memory with sector Erase Mode", IEEE Journal of Solid State Circuits, Vol. 27, N 11, (November 1992).
169. 2 3V 50MHz 64Mb 4-level Cell NOR Type Flash Memory", 2000 ISSCC, San Francisco.
170. G. Campardo et al., "Method and circuit for dynamic reading of a memory cell at low supply voltage and with low output dynamics", USA patent No. 6, 639, 833, (October 28, 2003).
171. M. Dallabora, et al., "A 20MB/s data rate 2.5V Flash memory with current controlled field erasing for 1M cycle endurance", 1997 IEEE International Solid-State Circuits Conference (ISSCC) Dig. Tech. Papers, San Francisco (California, U. S. A.), pp. 396, (Feb. 1997).
172. S. D'arrigo et al., "A 5V-Only 256K Bit CMOS Flash EEPROM", ISSCC 89, pp. 132-133.
173. S. H. Dhong et al., "High Speed Sensing Scheme for CMOS DRAM's", IEEE Journal of Solid-State Circuits, vol. 23, no. 1, pp. 34-40, (February 1988).
174. C. Golla et al. "A 30M Samples/s Programmable Filter Processor", ISSCC90, High-Speed Signal Processors.
175. H. Hidaka et al., "Twisted Bit-Line Architectures for Multi-Megabit DRAM's", IEEE Journal of Solid-State Circuits, vol. 24, no. 1, pp. 21-27, (February 1989).
176. IEEE 1995 Nonvolatile Semiconductor Memory Workshop, "Flash Memory Tutorial", Monterey, California, August 14, (1995).
177. S. Kato et al., "Read Disturb Degradation Mechanism due to Electron Trapping in the Tunnel Oxide for Low-Voltage Flash Memories", IEEE/IEDM, (1994).
178. A. Kramer et al., "Flash-Based Programmable Nonlinear Capacitor for Switched-Capacitor Implementations of Neural Networks", IEEE/IEDM Technical Digest, (1994).
179. Y. Konishi et al., "Analysis of Coupling Noise Between Adjacent Bit Lines in Megabit DRAM's", IEEE Journal of Solid-State Circuits, vol. 24, no. 1, (February 1989).
180. H. Kume et al., "A Flash-Erase EEPROM Cell with An Asymmetric Source and Drain Structure", IEEE IEDM, 25.8, (1987).
181. 2 ", Journal of Applied Physics, Vol. 40, No. 1, pp 278-283, (January 1969).
182. R. Micheloni, et al., "The Flash memory read path building blocks and critical aspects", IEEE Proceeding of the, Vol. 91, No. 4, pp. 537-553, (April 2003).
183. A. Montalvo et al., "Flash EEPROM array with paged erase architecture", USA Patent N 5, 126, 808, (June 30, 1992).
184. D. Novosel, G. Campardo, "Sense circuit for the state of matrix cells in MOS EPROM memories", EP Patent, No. 0270750, (June 15, 1988). IEDM NVRAM, technology and application Short Course, (1995).
185. ™ FLAH MEMORY ARRAY", VLSI Symposium on Technology, 7A-2, pp. 83-84, (1993).
186. Cheng-Sheng Pan et al., "Physical Origin of Long-Term Charge Loss in Floating-Gate EPROM with an Interpoly Oxide-Nitride-Oxide Stacked Dielectric", IEEE Electron Device Letters, Vol. 12, No. 2, (February 1991).
187. A. Pierin, S. Gregori, O. Khouri, R. Micheloni, G. Torelli, "High-Speed Low-Power Sense Comparator for Multilevel Flash Memories" in Proc. 7th Int. Conf. Electronics, Circuits and Systems, vol. II, pp. 759-762, (Dec. 2000).
188. Betty Prince, "Semiconductor Memories. A Handbook of Design Manufacture and Application", Wiley & Sons, (1993).
189. A. Silvagni et al., "Modular Architecture For a Family of Multilevel 256/192/128/64MBIT 2-Bit/Cell 3V Only NOR FLASH Memory Devices", ICECS 2001 The 8th IEEE international Conference on Electronics, Circuits and System, September 2-6, Malta, (2001).
190. G. Verma & N. Mielke, "Reliability Performance of ETOX Flash Memories", IEEE IRPS, pp. 158-166, (1998).
191. S. Yamada, "A Self-Convergence Erasing Scheme for a Simple Stacked Gate FLASH EEPROM", IEEE IEDM, 11. 4.1, (1991).
192. M. Bauer, R. Alexis, G. Atwood, B. Baltar, A. Fazio, K. Frary, M. Hensel, M. Ishac, J. Javanifard, M. Landgraf, D. Leak, K. Loe, D. Mills, P. Ruby, R. Rozman, S. Sweha, S. Talreja, and K. Wojciechowski, "A multilevel-cell 32Mb Flash memory", in 1995 IEEE Int. Solid-State Circuits Conf. Dig. Tech. Pap., pp. 132-133, (Feb. 1995).
193. G. Campardo et al., "40mm2 3V Only 50 MHz 64 Mb 2-b/cell CHE NOR Flash Memory", J. of Solid State Circuits, 35, 1665, (2000).
194. G. Campardo and R. Micheloni "Architecture of non volatile memory with multi-bit cells" Elsevier Science, Microelectronic Engineering, Volume 59, Issue 1-4, pagg. 173-181, (November 2001).
195. Y.-J. Choi, K.-D. Suh, Y.-N. Koh, J.-W. Park, K.-J. Lee, Y.-J. Cho, and B.-H. Suh, "A high speed programming scheme for multi-level NAND Flash memory", in 1996 Symp. VLSI Circuits Dig. Tech. Papers., pp. 170-171, (June 1996).
196. C. de Graaf, P. Young, and D. Hulsbos, "Feasibility of multilevel storage in Flash EEPROM cells", in Proc. 25th European Solid State Device Research Conf., pp. 213-216, (Sept. 1995).
197. M. Grossi, et al., "Program schemes for multilevel Flash Memories", IEEE Proceeding of the, Vol. 91, No. 4, pp. 594-601, (April 2003).
198. M. Horiguchi, M. Aoki, Y. Nakagome, S. Ikenaga, and K. Shimohigashi: "An experimental large-capacity semiconductor file memory using 16-levels/cell storage", IEEE J. Solid-State Circuits, vol. 23, no. 1, pp. 27-33, (Feb. 1988).
199. 2 3.3V only 128-Mb multilevel NAND Flash memory for mass storage applications", IEEE J. Solid-State Circuits, vol. SC-31, pp. 1575-1583, (November 1996).
200. R. Micheloni, O. Khouri, S. Gregori, A. Cabrini, G. Campardo, L. Fratin, and G. Torelli, "A 0.13-μm CMOS NOR Flash memory experimental chip for 4-b/cell storage", ESSCIRC 28th Proc. European Solid-State Circuit Conf., pp. 131-134, (Sept. 2002).
201. R. Micheloni, I. Motta, O. Khouri, and G. Torelli, "Stand-by low-power architecture in a 3-V only 2-bit/cell 64-Mbit Flash memory", in Proc. 8th IEEE Int. Conf. Electronics, Circuits, and Systems, vol. II, pp. 929-932, (Sept. 2001).
202. R. Micheloni et al., "Method for reading a multilevel nonvolatile memory and multilevel nonvolatile memory", USA patent No. 6, 301, 149, (October 9, 2001).
203. R. Micheloni et al., "Read circuit for a nonvolatile memory", USA patent No. 6, 327, 184, (December 4, 2000).
204. A. Modelli, R. Bez, A. Visconti "Multi-level Flash Memory Technology", 2001 International Conference on Solid State Devices and Materials (SSDM), Tokyo, Extended Abstract, pp. 516-517, (2001).
205. A. Modelli, A. Manstretta, and G. Torelli, "Basic Feasibility Constraints for Multilevel CHE-Programmed Flash Memories", IEEE Trans. Electron Devices, ED-48, NO. 9, pp. 2032-2042, (September 2001).
206. 2 Die size 3.3V 64Mb Flash memory with FN-NOR type Four level cell", IEEE, Journal of Solid-State Circuit, vol. 31, no. 11, p. 1584, (Nov. 96).
207. B. Riccò, G. Torelli, M. Lanzoni, A. Manstretta, H. E. Maes, D. Montanari, and A. Modelli, "Nonvolatile multilevel memories for digital applications", Proc. IEEE, vol. 86, pp. 2399-2421, (Dec. 1998).
208. P. L. Rolandi, et al.: "1M-cell 6b/cell analog flash memory for digital storage", IEEE ISSCC Dig. Tech. Papers, pp. 334-335, (Feb. 1998).
209. P. L. Rolandi et al., "A 32Mb-4b/cell analog Flash Memory Supporting Variable Density with Only Supply and serial I/O", 25th ESSCIRC '99.
210. R. Shirota, G. J. Hemink, K. Takeuchi, H. Nakamura, and S. Aritome, "A new programming method and cell architecture for multi-level NAND Flash memories", presented at the 14h IEEE Non-Volatile Semiconductor Memory Workshop, Monterey, CA, paper 2.7, (Aug. 1995).
211. S. Maramatsu et al. "The solution of over-erase problem controlling poly-Si grain size-Modified scaling principles for Flash memory", IEDM Tech. Dig., pp. 847-850, (1994).
212. T. Nakayama, "A 60ns 16Mb Flash EEPROM with Program and Erase Sequence Controller", ISSCC91, paper FA 16.1, pp. 260-261
213. A. Silvagni, et al., "An overview of logic architectures inside Flash Memory devices", IEEE Proceeding of the, Vol. 91, No. 4, pp. 569-580, (April 2003).
214. K. Yoshikawa, S. Yamada, J. Myamoto, T. Suzuki, M. Oshikiri, E. Obi, Y. Hiura, K. Yamada, Y. Ohshima and S. Atsumi, "Comparison of current Flash EEPROM erasing method: Stability and how to ocntrol", IEDM Tech. Dig., pp. 595-598, (1992).
215. B. K. Ahuja, An Improved Frequency Compensation Technique for CMOS Operational Amplifiers, Journal of Solid-State Circuits, vol. SC-18, pp. 629-633, (Nov. 1983).
216. P. E. Allen, D. R. Holberg, CMOS Analog Circuit Design, Holt, Rinehart and Winston
217. C. S. Bill et al., High Voltage charge pumps with series capacitances, U. S. patent No. 5, 059, 815, (Oct. 22, 1991).
218. G. Di Cataldo and G. Palumbo, "Double and triple charge pump for power IC dynamic models which take parasitic effects into account", IEEE Trans. Circuits Syst., vol. CAS-40, pp. 92-101, (Feb. 1993).
219. J. Dickson, "On-chip high voltage generation in MNOS integrated circuits using an improved voltage multiplier technique", IEEE J. Solid-State Circuits, vol. SC-11, no. 3, pp. 374-378, (Jun. 1976).
220. P. Favrat, P. Deval, and M. J. Declercq, "A high-efficiency CMOS voltage doubler", IEEE J. Solid State Circuits, vol. SC-33, pp. 410-416, (Mar. 1998).
221. A. Ghilardelli, G. Campardo, J. Mulatti, "Bidirectional charge pump generating either a positive or negative voltage", USA patent No. 6, 184, 741, (Feb. 6, 2001).
222. P. R. Gray, P. J. Hurst, S. H. Lewis, and R. G. Meyer, Analysis and Design of Analog Integrated Circuits. New York, NY: Kluwer John Wiley & Sons, Inc., ch. 4, (2001).
223. 2 PROM Array with Negative Gate Voltage Erase Operation, U. S. patent n. 5, 077, 691, (Oct. 23, 1989).
224. T. Kawahama et al., Bit line clamped sensing Multiplex and accurate high voltage generator for quarter micron Flash memory, Journal of Solid State Circuit, Vol 31, No 11, p. 1590, (Nov. 96).
225. T. Kawahara, T. Kobayashi, Y. Jyouno, S. Saeki, N. Miyamoto, T. Adachi, M. Kato, A. Sato, J. Yugami, H. Kume, and K. Kimura, "Bit-line clamped sensing multiplex and accurate high-voltage generator for 0.25μm flash memories", in 1996 IEEE Int. Solid-State Circuits Conf. Dig. Tech. Pap., pp. 38-39, (Feb. 1996).
226. O. Khouri, S. Gregori, R. Micheloni, D. Soltesz, and G. Torelli, "Low output resistance charge pump for Flash memory programming", 2001 IEEE Proc. Int. Workshop on Memory Technology, Design and Testing, San Jose, CA (USA), pp. 99-104, (Aug. 2001).
227. O. Khouri, S. Gregori, A. Cabrini, R. Micheloni, and G. Torelli, "Improved charge pump for Flash Memory applications in triple-well CMOS technology", in 2002 IEEE Proc. Int. Symposium on Industrial Electronics, L'Aquila (Italy), pp. 1322-1326, (Jul. 2002).
228. O. Khouri, R. Micheloni, and G. Torelli, "Very fast recovery word-line voltage regulator for multilevel non-volatile memories", in Proc. Third IMACS/IEEE Int. Multiconference Circuits, Communications and Computers, Athens, Greece, pp. 3781-3784, (Jun. 1999).
229. O. Khouri, R. Micheloni, I. Motta, A. Sacco, G. Torelli, "Capacitive boosting circuit for the regulation of the word line reading voltage in non-volatile memories", U. S. Patent No. 6.259.635, (Jul. 10, 2001).
230. O. Khouri, R. Micheloni, I. Motta, A. Sacco, G. Torelli, "Capacitive compensation circuit for the regulation of the wordline reading voltage in non-volatile memories", U. S. Patent No. 6.259.632, (Jul. 10, 2001).
231. O. Khouri, R. Micheloni, I. Motta, and G. Torelli, "Voltage regulating circuit for a capacitive load", U. S. Patent No. 6.249.112, (Jun. 19, 2001).
232. O. Khouri, R. Micheloni, A. Sacco, G. Campardo, and G. Torelli, "Program word-line voltage generator for multilevel Flash memories", in Proc. 7th IEEE Int. Conf. on Electronics, Circuits, and Systems, vol. II, pp. 1030-1033, (Dec. 2000)
233. O. Khouri, R. Micheloni, S. Gregori, and G. Torelli, "Fast Voltage Regulator for Multilevel Flash Memories", in Records 2000 IEEE Int. Workshop on Memory Technology, Design and Testing, pp. 34-38, (Aug. 2000).
234. M. Maccarrone et al, "Program load adaptive voltage regulator for Flash memories", Journal of Solis State Circuit, Vol. 32, No 1, p. 100, (Jan. 1997).
235. F. Maloberti, Analog Design for CMOS VLSI Systems, 2001 Kluwer Academic Publishers, Boston
236. M. Mihara, Y. Terada, and M. Yamada, "Negative heap pump for low voltage operation flash memory", in 1996 Symposium VLSI Circuits Dig. Tech. Pap., pp. 76-77, (Jun. 1996).
237. D. B. Ribner, M. A. Copeland, Design Techniques for Cascode CMOS Op Amps with Improved PSRR and Common Mode Input Range, IEEE Journal of Solid-State Circuits, vol. SC-19, N. 6, pp. 919-925, (Dec. 1984)
238. G. A. Rincon-Mora and P. E. Allen, "A low-voltage, low quiescent current, low drop-out regulator", IEEE J. Solid-State Circuits, vol. SC-33, pp. 36-44, (Jan. 1998).
239. T. Tanzawa and T. Tanaka, "A dynamic analysis of the Dickson charge pump circuit", IEEE J. Solid-State Circuits, vol. SC-32, no. 8, pp. 1231-1240, (Aug. 1997).
240. J. S. Witters, G. Groeseneken, and H. Maes, "Analysis and modeling of on-chip highvoltage generator circuits for use in EEPROM circuits", IEEE. J. Solid-State Circuits, vol. SC-24, pp. 1372-1380, (Oct. 1989).
241. C. C Wang and J. Wu, "Efficiency improvement in charge pump circuits", IEEE J. Solid-State Circuits, vol. SC-32, pp. 852-860, (Jun. 1997).
242. R. J. Widlar, "New developments in IC voltage regulators", IEEE J. Solid-State Circuits, vol. SC-20, pp. 816-818, (Feb. 1971).
243. J. T. Wu and K. L. Chang, "MOS charge pumps for low-voltage operation", IEEE J. Solid-State Circuits, vol. 33, pp. 592-597, (Apr. 1998).
244. M. Zhang. N. Llaser, and F. Devos, "Improved voltage tripler structure with symmetrical stacking charge pump", El. Letters, vol. 37, pp. 668-669, (May 2001).
245. M. Alam, B. Weir, and P. Silverman, "A future of function or failure?", IEEE Circuits and Device Magazine, vol. 18, pp. 2-48, (Mar. 2002).
246. J. C. Chen, T. H. Kuo, L. E. Cleveland, C. K. Chung, N. Leong, Y. K. Kim, T. Akaogi, and Y. Kasa, "A 2.7V only 8Mbx16 NOR Flash memory", in 1996 Symp. VLSI Circuits Dig. Tech. Pap., pp. 172-173, (Jun. 1996).
247. M. Dallabora et al., A 20MB/s date rate 2.5V Flash memory with current controlled field erasing for 1M cycle endurance, ISSCC, pp. 396, (1997).
248. S. Haddad, C. Chang, A. Wang, J. Bustillo, J. Lien, T. Montalvo, and M. Van Buskirk, "An investigation of erase-mode dependent hole trapping in flash EEPROM memory cell", IEEE Electron Device Letters, Vol. EDL-11, pp. 514-516, (Nov. 1990).
249. L. G. Heller and W. R. Griffin, "Cascode voltage switch logic: a differential CMOS logic family", in 1984 IEEE Int. Solid-State Circuits Conf. Dig. Tech. Pap., pp. 16-17, (Feb. 1984).
250. G. J. Hemink, T. Tanaka, T. Endoh, S. Aritome, and R. Shirota, "Fast and accurate programming method for multi-level NAND EEPROMs", in 1995 Symp. VLSI Technology Dig. Tech. Papers., pp. 129-130, (June 1995).
251. S. Kenney, R. Bez, D. Cantarelli, F. Piccinini, A. Mathewson, and C. Lombardi, "Complete transient simulation of Flash EEPROM devices", IEEE Trans. Electron Devices, Vol. ED-39, pp. 2750-2757, (Dec. 1992).
252. O. Khouri, I. Motta, R. Micheloni, G. Torelli, "Voltage regulator for low-consumption circuits", U. S. Patent No. 6, 559, 627, (May 6, 2003).
253. V. N. Kynett, M. L. Fandrich, J. Anderson, P. Dix, O. Jungroth, J. A. Kreifels, R. A. Lodenquai, B. Vajdic, S. Wells, M. D. Winston, and L. Yang, "A 90-ns one-million erase/program cycle 1-Mbit Flash memory", IEEE J. Solid-State Circuits, vol. SC-24, pp. 1259-1264, (Oct. 1989).
254. I. Motta, et al., "High voltage management in single-supply CHE NOR-TYPE Flash Memories", IEEE Proceeding of the, Vol. 91, No. 4, pp. 554-568, (Apr. 2003).
255. R. Micheloni, I. Motta, O. Khouri, and G. Torelli, "Stand-by low-power architecture in a 3-V only 2-bit/cell 64-Mbit Flash memory", in Proc. 8th IEEE Int. Conf. Electronics, Circuits, and Systems, vol. II, pp. 929-932, (Sept. 2001).
256. R. Micheloni, M. Zammattio, G. Campardo, "Nonvolatile memory device with hierarchical sector decoding", US Patent N. 6, 456, 530, (Sept. 24, 2002).
257. R. Micheloni, M. Zammattio, G. Campardo, O. Khouri, G. Torelli, "Hierarchical sector biasing organization for Flash memories", in Records 2000 IEEE Int. Workshop on Memory Technology, Design and Testing, pp. 29-33, (Aug. 2000).
258. D. Mills, M. Bauer, A. Bashir, R. Fackenthal, K. Frary, T. Gullard, C. Haid, J. Javanifard, P. Kwong, D. Leak, S. Pudar, M. Rashid, R. Rozman, S. Sambandan, S. Sweha, and J. Tsang, "A 3.3V 50MHz synchronous 16Mb flash memory", in 1995 IEEE Int. Solid-State Circuits Conf. Dig. Tech. Pap., pp. 120-121, (Feb. 1995).
259. A. Modelli, A. Manstretta, and G. Torelli., "Basic feasibility constraints for multilevel CHE-Programmed Flash memories", IEEE Trans. Electron Devices, Vol. ED-48, pp. 2032-2041, (Sept. 2001).
260. K. Shimohigashi and K. Seichi, "Low-voltage ULSI design", IEEE J. Solid-State Circuits, vol. 28, pp. 408-413, (Apr. 1993).
261. K. Takeuchi, T. Tanaka, and H. Nakamura, "A double-level-Vth select gate array architecture for multilevel NAND Flash memories", IEEE J. Solid-State Circuits, vol. SC-31, pp. 602-609, (Apr. 1996).
262. T. Tanaka, T. Tanzawa, and K. Takekuchi, "A 3.4-Mbyte/sec programming 3-level NAND Flash memory saving 40% die size per bit", in 1997 Symp. VLSI Circuits Dig. Tech. Papers., pp. 65-66, (Jun. 1997).
263. G. Torelli and P. Lupi, "An improved method for programming a word-erasable EEPROM", Alta Frequenza, Vol. LII, pp. 487-494, (Nov./Dec. 1983).
264. M. Zammattio, I. Motta, R. Micheloni, C. Golla, "Low consumption voltage boost device", U. S. Patent No. 6.437.636, (Aug. 20, 2002).
265. C. Clare, Designing logic system using state machines, Mc Graw Hill, (1973).
266. C. R. Clare, Designing logic system using state machine, McGraw Hill Book Company, 1973.
267. T. Nakayama, A 60ns 16Mb Flash EEPROM with Program and Erase Sequence Controller, ISSCC91, paper FA 16.1, pag. 260-261.
268. R. Sasagawa, I. Fukushi, M. Hamaminato, and S. Kawashima, "High-speed cascode sensing scheme for 1.0-V contact-programming Mask ROM", in Symp. VLSI Circuits Dig. Tech. Papers, pp. 95-96, 1999.
269. Jinn-Shyan Wang, Ching-Rong Chang, Chingwei Yeh, "Analysis and design of high-speed and low-power CMOS PLAs", IEEE Journal of Solid-State Circuits, vol. 36, pp. 1250-1262, (August 2001).
270. Byung-Do Yang, Lee-Sup Kim, "A low-power ROM using charge recycling and charge sharing techniques", IEEE Journal of Solid-State Circuits, vol. 38, pp. 641-653, April 2003
271. B. Benjauthrit, L. Coday, and M. Trcka, "An overview of error control codes for data storage", in 1996 IEEE Int. Non-Volatile Memory Technology Conf., pp. 120-126, (1996).
272. J. M. Berger, "A note on error detection codes for asymmetric channels", Information and Control, no. 4, pp. 68-73, (1961).
273. R. E. Blahut, Theory and Practice of Error Control Codes. Reading, MA: Addison-Wesley Publishing Company, (1983).
274. C. L. Chen, "Symbol error correcting codes for computer memory systems", IEEE Trans. Comput., vol. 41, no. 2, pp. 252-256, (Feb. 1992).
275. C. L. Chen, "Symbol error correcting codes for memory applications", in Proc. Annual Symposium on Fault Tolerant Computing, pp. 200-207, (1996).
276. C. L. Chen, "Some results on symbol error-correcting codes", in Proc. 2000 IEEE Int. Symp. on Information Theory, p. 475, (2000).
277. C. L. Chen, M. Y. Hsiao, "Error-correcting codes for semiconductor memory applications: a state-of-the-art review", IBM J. Res. Develop., vol. 28, no. 2, pp. 124-134, (Mar. 1984).
278. T. Cho, Y.-T. Lee, E.-C. Kim, J.-W. Lee, S. Choi, S. Lee, D.-H. Kim, W.-G. Han, Y.-H. Lim, J.-D. Lee, J.-D. Choi, and K.-D. Suh. "A dual-mode NAND flash memory: 1-Gb multilevel and high-performance 512-Mb single-level modes", IEEE J. Solid-State Circuits, vol. 26, no. 11, pp. 1700-1706, (Nov. 2001).
279. D. J. Costello, Jr., J. Hagenauer, H. Imai, and S. B. Wicker, "Applications of error-control coding", IEEE Trans. Inform. Theory, vol. 44, no. 6, pp. 2531-2560, (Oct. 1998).
280. J. Cunningham, "The use and evaluation of yield models in integrated circuit manufacturing", IEEE J. Solid-State Circuits, vol. 3, pp. 60-71, (May. 1990).
281. J. A. Fifield and C. H. Stapper, "High-speed on-chip ECC for synergistic fault-tolerant memory chips", IEEE J. Solid-State Circuits, vol. 26, no. 10, pp. 1449-1452, (Oct. 1991).
282. H. L. Davis, "A 70-ns word-wide 1-Mbit ROM with on-chip error-correction circuits", IEEE J. Solid-State Circuits, vol. 30, no. 5, pp. 958-963, (Oct. 1985).
283. T. Fuja, C. Heegard, and R. Goodman, "Linear sum codes for random access memories", IEEE Trans. Comput., vol. 37, no. 9, pp. 1030-1042, (Sept. 1988).
284. K. Furutani, K. Arimoto, H. Miyamoto, T. Kobayashi, K. Yasuda, and K. Mashiko, "A built-in Hamming code ECC circuit for DRAM's", IEEE J. Solid-State Circuits, vol. 24, no. 1, pp. 50-56, (Feb. 1989).
285. R. M. Goodman, "On-chip ECC for multi-level random access memories", in Proc. 1989 IEEE/CAM Information Theory Workshop, pp. 7-4, (1989).
286. R. M. Goodman, M. Sayano, "The reliability of semiconductor RAM memories with onchip error-correction coding", IEEE Trans. Inform. Theory, vol. 37, no. 3, pp. 884-896, (May 1991).
287. S. Gregori, P. Ferrari, R. Micheloni, and G. Torelli, "Construction of polyvalent error control codes for multilevel memories", in Proc. 7th IEEE International Conference on Electronics, Circuits, and Systems, pp. 751-754, (Dec. 2000).
288. S. Gregori, O. Khouri, R. Micheloni, and G. Torelli, "An error control code scheme for multilevel Flash memories", in Records 2001 IEEE International Workshop on Memory Technology, Design and Testing, pp. 45-49, (Aug. 2001).
289. S. Gregori, et al., "On-Chip error correcting technique for new generation Flash memories", IEEE Proceeding of the, Vol. 91, No. 4, pp. 602-616, (April 2003).
290. R. W. Hamming, "Error detecting and error correcting codes", Bell Syst. Tech. J., vol. 26, pp. 147-150, (1950).
291. A. Hocquenghem, "Error corrector codes" (Codes correcteurs d'erreurs), Chiffres, no. 2, pp. 147-156, (1959).
292. H. L. Kalter, C. H. Stapper, J. E. Barth, Jr., J. DiLorenzo, C. E. Drake, J. A. Fifield, G. A. Kelley, Jr., S. C. Lewis, W. B. van der Hoeven, and J. A. Jankoski, "A 50-ns 16-Mb DRAM with a 10-ns data rate and on-chip ECC", IEEE J. Solid-State Circuits, vol. 25, no. 5, pp. 1118-1128, (Oct. 1990).
293. M. Kubo and S. Chou, "Fault tolerant techniques for memory components", in 1985 IEEE Int. Solid-State Circuits Conf. Dig. Tech. Pap., pp. 230-231, (Feb. 1985).
294. P. Mazumder, "An on-chip ECC circuit for correcting soft errors in DRAM's with trench capacitors", IEEE J. Solid-State Circuits, vol. 27, no. 11, pp. 1623-1633, (Nov. 1992).
295. T. Michalka et al., "A discussion of yield modeling with defect clustering, circuit repair and circuit redundancy", IEEE J. Solid-State Circuits, vol. 3, pp. 116-127, (Aug. 1990).
296. T. Nakayama, Y. Miyawaki, K. Kobayashi, Y. Terada, H. Arima, T. Matsukawa, and T. Yoshihara, "A 5-V-only one-transistor 256K EEPROM with page-mode erase", IEEE J. Solid-State Circuits, vol. 24, no. 4, pp. 911-915, (Aug. 1989).
297. W. W. Peterson and E. J. Weldon, Jr., Error Correcting Codes, 2nd ed. Cambridge, MA: M. I. T. Press, (1972).
298. F. I. Osman, "Error-correction technique for random-access memories", IEEE J. Solid-State Circuits, vol. 17, no. 5, pp. 877-882, (Oct. 1982).
299. B. Polianskikh and Z. Zilic, "Design and implementation of error detection and correction circuitry for multilevel memory protection", in Proc. 32nd IEEE Int. Symp. on Multiple-Valued Logic, pp. 89-95, (2002).
300. T. R. N. Raho and E. Fujiwara, Error Control Coding for Computer Systems. Englewood Cliffs, NJ: Prentice Hall, (1989).
301. P. Ramanathan, K. K. Saluja, and M. Franklin, "Testing check bits at no cost in RAMs with on-chip ECC", IEE Proceedings-E, vol. 140, no. 6, pp. 304-312, (Nov. 1993).
302. D. Rossi, C. Metra, and B. Riccò, "Fast and compact error correcting scheme for reliable multilevel Flash memory", in Proc. 2002 IEEE Int. Workshop on Memory Technology, Design and Testing, pp. 27-31, (2002).
303. C. V. Srinivasan, "Codes for error correction in high-speed memory systems - part I: correction of cell defects in integrated memories", IEEE Trans. Comput., vol. 20, no. 8, pp. 882-888, Aug. (1971).
304. C. H. Stapper and H.-S. Lee, "Synergistic fault-tolerance for memory chips", IEEE Trans. Comput., vol. 41, no. 9, pp. 1078-1087, (Sept. 1992).
305. T. Tanzawa, T. Tanaka, K. Takekuchi, R. Shirota, S. Aritome, H. Watanabe, G. Hemink, K. Shimizu, S. Sato, Y. Takekuchi, and K. Ohuchi, "A compact on-chip ECC for low cost Flash memories", IEEE J. Solid-State Circuits, vol. 32, no. 5, pp. 662-669, (May 1997).
306. T. Toyabe, T. Shinoda, M. Aoki, H. Kwamoto, K. Mitsusada, T. Masuhara, and S. Asai, "A soft error rate model for MOS dynamic RAM's", IEEE J. Solid-State Circuits, vol. 17, no. 2, pp. 362-367, (Apr. 1982).
307. R. Vancu, L. Chen, R. L. Wan, T. Nguyen, C.-Y. Yang, W.-P. Lai, K.-F. Tang, A. Mihnea, A. Renninger, and G. Smarandoiu, "A 35ns 256k CMOS EEPROM with error correcting circuitry", in 1990 IEEE Int. Solid-State Circuits Conf. Dig. Tech. Pap., pp. 64-65, (Feb. 1990).
308. J. Yamada, "Selector-line merged built-in ECC technique for DRAM's", IEEE J. Solid-State Circuits, vol. 22, no. 5, pp. 868-873, (Oct. 1987).
309. T. Yamada et al., "A 4-Mbit DRAM with 16-bit concurrent ECC", IEEE J. Solid-State Circuits, vol. SC-23, pp. 20-25, (Feb. 1988).
310. G.-C. Yang, "Reliability of semiconductor RAMs with soft-error scrubbing techniques", IEE Proc. - Comput. Digit. Tech., vol. 142, no. 5, pp. 337-344, (Sept. 1995).
311. R. Achar, M. Nakhla, "Simulation of high-speed interconnects", Proc. IEEE, Vol. 89, pp. 693-728, (May 2001).
312. H. B. Bakoglu, Circuits interconnections and packaging for VLSI, Addison Wesley Pub. (1990).
313. B. Dipert and M. Levy, Designing with Flash Memory, ANNABOOKS, San Diego, (1994).
314. G. Campardo, M. Zammattio, S. Ghezzi, "Integrated device with pads", USA patent No. 5, 923, 076, (July 13, 1999).
315. G. Campardo, S. Zanardi, M. Branchetti, "Low noise output buffer for semiconductor electronic circuits", USA patent No. 6, 060, 753, (May 9, 2000).
316. G. Campardo, S. Zanardi, A. Ghilardelli, "Output stage for a memory device and for low voltage applications", USA patent No. 6, 215, 329, (April 10, 2001).
317. G. Campardo et al., "High voltage tolerance output stage", USA patent No. 6, 150, 844, (November 21, 2000).
318. C. Lam, S. Ali, et al., "Three dimensional modeling of multichip module interconnects", IEEE Trans. Comp. Hybrids, Manuf. Techn., Vol. 16, pp. 699-704, (November 1993).
319. Packaging Handbook, Intel, (1993).
320. G. Campardo et al., "Data protection method for a semiconductor memory and corresponding protected memory device", USA patent No. 6, 286, 086, (September 4, 2001).
321. C. Casagrande, "Flash memory testing", in Flash memory, P. Cappelletti et al., Ed Norwell, Ma: Kluwer, (1999).
322. B. T. Ahlport et al., "CMOS?SOS LSI input/output protection networks", IEEE Transactions on Electron Devices, Vol. ED-25, No. 8, pp. 933-938, (August 1978).
323. S. H. Cohen, G. Caswell, "An improved input protection circuit for CMOS/SOS ARRAY", IEEE Transactions on Electron Devices, Vol. ED-25, No. 8, pp. 926-932, (August 1978).
324. C. Duvvury, et al., "A Synthesis of ESD input protection scheme", EOS/ESD Symposium Proccedings, pp. 88-98, (1991).
325. C. Duvvury, et al., "Dymanic gate coupling of NMOS for efficient output ESD protection", IEEE, IRPS, pp. 141-150, (1992).
326. W. S. Feng, et al., "MOSFET drain breakdown voltage", IEEE Electron Device Letters, Vol. EDL-7, No. 7, pp. 449-450, (July 1986).
327. E. Fujishi, et al., "Optimized ESD protection circuits for high speed CMOS/VLSI", Custom Integrated Circuits Conference, pp. 569-573, (1984).
328. F. C. Hsu, R. S. Muller, C. Hu, "A simplified Model of short channel MOSFET characteristics in the breakdown mode", IEEE Transactions on Electrical Devices, Vol. ED-30, No. 6, pp. 571-576, (June 1983).
329. G. J. Hu, "A better understanding of CMOS latch-up", IEEE Transaction on Electron Devices, Vol. ED-31, No. 1, pp. 62-67, (January 1984).
330. G. Krieger, "Nonuniform ESD current distribution due to improper metal routing", EOS/ESD Symposium Proccedings, pp. 104-109, (1991).
331. I. M. Mackintosh, "The electrical characteristichs of silicon P-N-P-N Triodes", Proceeding of the IRE, pp. 1229-1235, (June 1958).
332. T. J. Maloney, "Designing MOS inputs and outputs to avoid oxide failure in the charged device model", EOS/ESD Symposium Proccedings, pp. 220-227, (1988).
333. P. S. Neelakan Taswany, "MOS scaling effects on ESD-based failure", IEEE Custom Integrated Circuits Conference, pp. 400-403, (1986).
334. Troutman, Latch-up in CMOS Technology The problem and Its Cure, Kluwer Academic Publishers, (1986).
335. B. Venkatesh et al., "A 55ns 0.35um 5V-Only 16M Flash Memory with Deep-Power-Down", ISSCC96.
336. R. Micheloni, M. Zammattio, G. Campardo, O. Khouri, and G. Torelli, "Hierarchical sector biasing organization for Flash memories", in Records 2000 IEEE Int. Workshop on Memory Technology, Design and Testing, pp. 29-33, (Aug. 2000).