Efficiency improvement in charge pump circuits

IEEE Journal of Solid-State Circuits

Volumn 32, Issue 6, 1997, Pages 852-860

  Wang, Chi Chang ^a,b,c   Wu, Jiin Chuan ^a,c,d,e  

^a NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

^b NATIONAL DEFENSE UNIVERSITY   (Taiwan)

^c NATIONAL TAIWAN UNIVERSITY   (Taiwan)

^d CARNEGIE MELLON UNIVERSITY   (United States)

^e CALIFORNIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

Charge pump; CMOS analog integrated circuit; Latch up

Indexed keywords

ELECTRIC BREAKDOWN; ELECTRIC SWITCHES; ENERGY DISSIPATION; FREQUENCY CONVERTER CIRCUITS; INTEGRATED CIRCUIT MANUFACTURE; LINEAR INTEGRATED CIRCUITS;

CHARGE PUMP CIRCUITS; CMOS ANALOG INTEGRATED CIRCUIT; START UP CIRCUIT; SWITCHING FREQUENCY;

CMOS INTEGRATED CIRCUITS;

EID: 0031166547     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.585287     Document Type: Article

References (7)

1. J. F. Dickson "On-chip high-voltage generation in NMOS integrated circuits using an improved voltage multiplier technique." IEEE J. Solid-State Circuits, vol. SC-11, pp. 374-378, June 1976.
2. W. L. Martino, Jr. et al., "An on-chip back-bias generator for MOS dynamic memory," IEEE J. Solid-State Circuits, vol. SC-15, pp. 820-825, Oct. 1980.
3. J. T. Wu et al. "1.2V CMOS switch-capacitor circuits," in ISSCC Dig. Tech. Papers, Feb. 1996, pp. 388-389.
4. G. L. E. Monna et al., "Charge pump for optimal, dynamic range filter," in Proc. ISCAS95, Apr. 1995, pp. 747-750.
5. D. Bingham et al., "Integrated dual charge pump power supply and rs-232 transmitter/receiver," U.S. Patent 4897774, Jan. 1990.
6. J. Millman and A. Grabel, Mircoelectronics, 2nd ed. New York: McGraw-Hill, 1987.
7. P. Gillingham et al., "High speed, high reliability circuit design for megabit DRAM," IEEE J. Solid-State Circuits, vol. 26, no. 8, pp. 1171-1175, Aug. 1991.