Program load adaptive voltage generator for flash memories

IEEE Journal of Solid-State Circuits

Volumn 32, Issue 1, 1997, Pages 100-104

  Fiocchi, Carlo ^a   Torelli, Guido ^b   Ghezzi, Stefano ^c   Maccarrone, Marco ^c  

^a Italtel SpA   (Italy)

^b UNIVERSITY OF PAVIA   (Italy)

^c STMICROELECTRONICS   (Italy)

Author keywords

CMOS integrated circuits; CMOS memory integrated circuits; Flash memories; Programmable circuits; Read only memories; Voltage control; Voltage generators

Indexed keywords

ADAPTIVE CONTROL SYSTEMS; BINARY CODES; CMOS INTEGRATED CIRCUITS; ELECTRIC CURRENTS; FEEDBACK CONTROL; PROM; SEMICONDUCTOR DEVICE MODELS; TRANSISTORS; VOLTAGE CONTROL; VOLTAGE MEASUREMENT;

ADAPTIVE FEEDBACK LOOP; BIT LINE SELECT TRANSISTORS; FLASH MEMORY DEVICES; PROGRAM LOAD ADAPTIVE VOLTAGE GENERATOR; PROGRAMMING CURRENTS;

SEMICONDUCTOR STORAGE;

EID: 0030784211     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.553187     Document Type: Article

References (11)

1. B. Eitan and D. Frohman-Bentchkowski, "Hot-electron injection into the oxide in n-channel MOS devices," IEEE Trans. Electron Devices, vol. ED-28, PP. 328-340, Mar. 1981.
2. S. Tam et al., "Lucky-electron model of channel hot-electron injection in MOSFET's," IEEE Trans. Electron Devices, vol. ED-31, pp. 1116-1125, Sept. 1984.
3. C. Fiegna et al., "Simple and efficient modeling of EPROM writing," IEEE Trans. Electron Devices, vol. 38, pp. 603-610, Mar. 1991.
4. G. Verma and N. Mielke, "Reliability performance of ETOX based flash memories," in Proc. 26th IEEE Int. Reliability Physics Symp., 1988, pp. 158-166.
5. T. Miller et al., "Charge loss associated with program disturb stresses in EPROMs," in Proc. 28th IEEE Int. Reliablity Physics Symp., 1990, pp. 154-158.
6. 2 cell for megabit CMOS EPROM," in Proc. 17th European Solid State Device Research Conf., Sept. 1987, pp. 765-768.
7. P. Cappelletti et al., "Failure mechanisms of flash cell in program/erase cycling," in 1994 Int. Electron Devices Meeting Tech. Dig., Dec. 1994, pp. 291-294.
8. V. N. Kynett et al., "An in-system reprogrammable 32 K × 8 CMOS flash memory," IEEE J. Solid-State Circuits, vol. 23, pp. 1157-1163, Oct. 1988.
9. G. Torelli and P. Lupi, "An improved method for programming a word-erasable EEPROM," Alta Frequenza, vol. LII, no. 6, pp. 487-494, Nov.-Dec. 1983.
10. V. N. Kynett et al., "A 90-ns one-million erase/program cycle 1-Mbit flash memory," IEEE J. Solid-State Circuits, vol. 24. pp. 1259-1264, Oct. 1989.
11. T. Nakayama et al., "A 60 ns 16 Mb flash EEPROM with program and erase sequence controller," in 1991 IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 1991, pp. 260-261.