High-speed low-power sense comparator for multilevel Flash memories

Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems

Volumn 2, Issue , 2000, Pages 759-762

  Pierin, Andrea ^a   Gregori, Stefano ^a   Khouri, Osama ^a   Micheloni, Rino ^b   Torelli, Guido ^a  

^a UNIVERSITY OF PAVIA   (Italy)

^b STMICROELECTRONICS   (Italy)

Author keywords

Comparator; Flash memories; Multilevel; Sense amplifier; Sensing

Indexed keywords

CHARGE-PUMP; COMMON MODE RANGE; COMPARATOR; CURRENT DRAIN; FULLY DIFFERENTIAL; GAIN STAGES; HIGH VOLTAGE GENERATORS; HIGH-SPEED; HIGH-VOLTAGES; INPUT SIGNAL; LOW POWER; MULTILEVEL; MULTILEVEL FLASH MEMORY; OFFSET COMPENSATION; POWER CONSUMPTION; SENSE AMPLIFIER; SENSING; SIMULATION RESULT; SPEED REQUIREMENT; SUPPLY VOLTAGES; TWO STAGE; VOLTAGE COMPARATOR; VOLTAGE MULTIPLIERS;

DRAIN CURRENT; FLASH MEMORY;

COMPARATORS (OPTICAL);

EID: 4344597192     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICECS.2000.912988     Document Type: Conference Paper

References (7)

1. B. Riccó, G. Torelli, M. Lanzoni, A. Manstretta, H. E. Maes, D. Montanari, and A. Modelli, "Nonvolatile multilevel memories for digital applications", Proceedings of the IEEE, vol.86, no.12, Dec. 1998, pp. 2399-2421.
2. M. Bauer, R. Alexis, G. Atwood, B. Baltar, et al, "A multilevel-cell 32 Mb Flash memory", 1995 IEEE ISSCC Dig. Tech. Pap., pp. 132-133.
3. T. S. Jung, Y.-J. Choi, K.-D. Suh, et al, "A 117-mm2 3.3V only 128Mb multilevel NAND Flash memory for mass storage applications", IEEE J. Solid-State Circuits, vol.SC-31, no.11, Nov. 1996, pp. 1575-1583.
4. D. L. Kencke, et al, "A sixteen level scheme enabling 64 Mbit Flash memory using 16 Mbit technology", IEDM 1996 Tech. Dig., pp. 937-939.
5. G. Torelli, A. Manstretta, R. Gastaldi, and P. Rolandi, "Mixed serial-parallel sensing scheme for a 64-Mbit 4-bit/cell factory-programmed OTP-ROM", Microelectronics Journal, vol.30, n. 9, Sept. 1999, pp. 875-886.
6. C. Bleiker and H. Melchior, "A four-state EEPR'OM using floating-gate memory cells", IEEE J. Solid-State Circuits, vol.22, June 1987, pp. 460-463.
7. B. Razavi and B. A. Wooley, "Design techniques for high-speed, high-resolution comparators", IEEE J. Solid-State Circuits, vol.27, Dec. 1992, pp. 1916-1926.