메뉴 건너뛰기




Volumn 6, Issue 3, 1998, Pages 502-506

Automatic generation of error control codes for computer applications

Author keywords

Computer memory systems; Error control codes; Memory reliability; VLSI architectures

Indexed keywords

BIT ERROR RATE; CODES (SYMBOLS); DATA REDUCTION; ERROR ANALYSIS; ERROR CORRECTION; ERROR DETECTION; MICROPROCESSOR CHIPS; RESPONSE TIME (COMPUTER SYSTEMS); VLSI CIRCUITS;

EID: 0032162980     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/92.711322     Document Type: Article
Times cited : (1)

References (13)
  • 2
    • 0017971568 scopus 로고
    • A class of linear codes for error control in byte-percard organized digital systems
    • May
    • S. M. Reddy, "A class of linear codes for error control in byte-percard organized digital systems," IEEE Trans. Comput., vol. C-27, pp. 455-459, May 1978.
    • (1978) IEEE Trans. Comput. , vol.C-27 , pp. 455-459
    • Reddy, S.M.1
  • 3
    • 0020767452 scopus 로고
    • Code constructions for error control in byte organized memory systems
    • June
    • L. A. Dunning and M. R. Varanasi, "Code constructions for error control in byte organized memory systems," IEEE Trans. Comput., vol. C-32, pp. 535-542, June 1983.
    • (1983) IEEE Trans. Comput. , vol.C-32 , pp. 535-542
    • Dunning, L.A.1    Varanasi, M.R.2
  • 4
    • 0020777704 scopus 로고
    • Error-correcting codes with byte error-detection capability
    • July
    • C. L. Chen, "Error-correcting codes with byte error-detection capability," IEEE Trans. Comput., vol. C-32, pp. 615-621, July 1983.
    • (1983) IEEE Trans. Comput. , vol.C-32 , pp. 615-621
    • Chen, C.L.1
  • 5
    • 0021474053 scopus 로고
    • A class of odd-weight-column SEC-DED-SbED codes for memory system applications
    • Aug.
    • S. Kaneda, "A class of odd-weight-column SEC-DED-SbED codes for memory system applications," IEEE Trans. Comput., vol. C-33, pp. 737-739, Aug. 1984.
    • (1984) IEEE Trans. Comput. , vol.C-33 , pp. 737-739
    • Kaneda, S.1
  • 6
    • 0022683356 scopus 로고
    • Error-correcting codes for byte-organized memory systems
    • Mar.
    • C. L. Chen, "Error-correcting codes for byte-organized memory systems," IEEE Trans. Inform. Theory, vol. IT-32, Mar. 1986.
    • (1986) IEEE Trans. Inform. Theory , vol.IT-32
    • Chen, C.L.1
  • 7
    • 0020153885 scopus 로고
    • Single byte error correcting-double byte error detecting codes for memory systems
    • July
    • S. Kaneda and E. Fujiwara, "Single byte error correcting-double byte error detecting codes for memory systems," IEEE Trans. Comput., vol. C-31, pp. 596-602, July 1982.
    • (1982) IEEE Trans. Comput. , vol.C-31 , pp. 596-602
    • Kaneda, S.1    Fujiwara, E.2
  • 8
    • 0029271693 scopus 로고
    • Construction techniques for systematic SEC-DED codes with single byte error detection and partial correction capability for computer memory systems
    • Mar.
    • L. Penzo, D. Sciuto, and C. Silvano, "Construction techniques for systematic SEC-DED codes with single byte error detection and partial correction capability for computer memory systems," IEEE Trans. Inform. Theory, vol. 41, no. 2, pp. 584-591, Mar. 1995.
    • (1995) IEEE Trans. Inform. Theory , vol.41 , Issue.2 , pp. 584-591
    • Penzo, L.1    Sciuto, D.2    Silvano, C.3
  • 9
    • 33747753117 scopus 로고
    • VLSI design of systematic odd-weight-column byte error detecting SEC-DED codes
    • New Delhi, India, Jan.
    • _, "VLSI design of systematic odd-weight-column byte error detecting SEC-DED codes," in Proc. 8th Int. Conf. VLSI Design, New Delhi, India, Jan. 1995, pp. 156-160.
    • (1995) Proc. 8th Int. Conf. VLSI Design , pp. 156-160
  • 10
    • 0029191452 scopus 로고
    • GECO: A tool for automatic generation of error control codes for computer applications
    • Seattle, WA, Apr.
    • _, "GECO: A tool for automatic generation of error control codes for computer applications," in Proc. 1995 IEEE Int. Symp. Circuits Syst., Seattle, WA, Apr. 1995, pp. 912-915.
    • (1995) Proc. 1995 IEEE Int. Symp. Circuits Syst. , pp. 912-915
  • 12
    • 0014823837 scopus 로고
    • A class of optimal minimum odd-weight-column SEC-DED codes
    • July
    • M. Y. Hsiao, "A class of optimal minimum odd-weight-column SEC-DED codes," IBM J. Res. Develop., July 1970, pp. 395-401.
    • (1970) IBM J. Res. Develop. , pp. 395-401
    • Hsiao, M.Y.1
  • 13
    • 33747748411 scopus 로고
    • The RISC System/6000 SMP System
    • San Francisco, CA, Mar.
    • J. O. Nicholson, "The RISC System/6000 SMP System," in Proc. Spring CompCon'95, San Francisco, CA, Mar. 1995.
    • (1995) Proc. Spring CompCon'95
    • Nicholson, J.O.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.