Nonvolatile multilevel memories for digital applications

Proceedings of the IEEE

Volumn 86, Issue 12, 1998, Pages 2399-2420

  Riccò, Bruno ^a,e   Torelli, Guido ^b,e,f   Lanzoni, Massimo ^a   Manstretta, Alessandro ^b   Maes, Herman E ^c,e   Montanari, Donato ^c   Modelli, Alberto ^d  

^a UNIVERSITY OF BOLOGNA   (Italy)

^b UNIVERSITY OF PAVIA   (Italy)

^c IMEC   (Belgium)

^d STMICROELECTRONICS   (Italy)

^e IEEE   (Italy)

^f Italian Association of Electrical and Electronics Engineers (AEI)   (Italy)

Author keywords

Devices; Microelectronics; Multilevel; Nonvolatile memories

Indexed keywords

ANALOG TO DIGITAL CONVERSION; DIGITAL TO ANALOG CONVERSION; MICROELECTRONICS; SIGNAL TO NOISE RATIO; STORAGE ALLOCATION (COMPUTER);

NONVOLATILE MULTILEVEL MEMORIES;

NONVOLATILE STORAGE;

EID: 0032304222     PISSN: 00189219     EISSN: None     Source Type: Journal    
DOI: 10.1109/5.735448     Document Type: Article

References (77)

1. P. Pavan, R. Bez, P. Olivo, and E. Zanoni, "Flash memory cells - An overview," Proc. IEEE, vol. 85, pp. 1248-1271, Aug. 1997.
2. D. Frohman-Bentchkowski, "FAMOS - A new semiconductor charge storage device," Solid-State Electron., vol. 17, no. 6, pp. 517-529, June 1974.
3. B. Eitan and D. Frohman-Bentchkowski, "Hot electron injection into the oxide in n-channel MOS devices," IEEE Trans. Electron Devices, vol. ED-28, pp. 328-340, Mar. 1981.
4. 2," J. Applied Physics, vol. 40, no. 1, pp. 273-283, Jan. 1969.
5. C. Calligaro, A. Manstretta, A. Pierin, and G. Torelli, "Comparative analysis of sensing schemes for multilevel nonvolatile memories," in Proc. 1997 IEEE Int. Conf. Innovative Systems on Silicon, pp. 266-273.
6. M. Bauer, R. Alexis, G. Atwood, B. Baltar, A. Fazio, K. Frary, M. Hensel, M. Ishac, J. Javanifard, M. Landgraf, D. Leak, K. Loe, D. Mills, P. Ruby, R. Rozman, S. Sweha, S. Talreja, and K. Wojciechowski, "A multilevel-cell 32 Mb Flash memory," in 1995 IEEE ISSCC Dig. Tech. Pap., vol. 351, pp. 132-133.
7. T.-S. Jung, Y.-J. Choi, K.-D. Suh, B.-H. Suh, J.-K. Kim, Y.H. Lim, Y.-N. Koh, J.-W. Park, K.-J. Lee, J.-H. Park, K.-T. Park, J.-R. Kim, J.-H. Lee, and H.-K. Lim, "A 3.3 V 128 Mb multilevel NAND Flash memory for mass storage applications," in 1996 IEEE ISSCC Dig. Tech. Pap., vol. 412, pp. 32-33.
8. 2 3.3 V 64 Mb Flash memory with FN-NOR type 4-level cell," in 1996 IEEE ISSCC Dig. Tech. Pap., vol. 413, pp. 36-37.
9. 2 3.3 V only 128-Mb multilevel NAND Flash memory for mass storage applications," IEEE J. Solid-State Circuits, vol. 31, pp. 1575-1583, Nov. 1996.
10. 2 die size 3.3-V 64-Mb Flash memory with FN-NOR type four-level cell," IEEEJ. Solid-State Circuits, vol. 31, pp. 1584-1589, Nov. 1996.
11. C. Calligaro, A. Manstretta, P. Rolandi, and G. Torelli, "Mixed sensing architecture for 64 Mbit 16-level-cell nonvolatile memories," in Proc.1996 IEEE Int. Conf. Innovative Systems on Silicon, pp. 133-140.
12. D. L. Kencke, R. Richart, S. Garg, and S. K. Banerjee, "A sixteen level scheme enabling 64 Mbit Flash memory using 16 Mbit technology," in IEDM 1996 Tech. Dig., pp. 937-939.
13. H. Van Tran, T. Blyth, D. Sowards, L. Engh, B. S. Nataraj, T. Dunne, H. Wang, V. Sarin, T. Lam, H. Nazarian, and G. Hu, "A 2.5 V 256-Ievel nonvolatile analog storage device using EEPROM technology," in 1996 IEEE ISSCC Dig. Tech. Pap., vol. 458, pp. 270-271.
14. M. Lanzoni, L. Briozzo, and B. Riccò, "A novel approach to controlled programming of tunnel-based floating-gate MOS-FET's," IEEE J. Solid-Slate Circuits, vol. 29, pp. 147-150, Feb. 1994.
15. D. Montanari, J. V. Houdt, D. Wellekens, P. Hendrickx, G. Groeseneken, and H. E. Maes, "Comparison of the suitability of various programming mechanisms used for multilevel nonvolatile information storage," in Proc. ESSDERC'96, pp. 139-142.
16. B. Eitan, R. Kazerounian, A. Roy, G. Crisenza, P. Cappelletti, and A. Modelli, "Multilevel Flash cells and their trade-offs," in IEDM 1996 Tech. Dig., pp. 169-172.
17. K. Yoshikawa, S. Yamada, J. Miyamoto, T. Suzuki, M. Oshikiri, E. Obi, Y. Hiura, K. Yamada, Y. Ohshima, and S. Atsumi, "Comparison of current Flash EEPROM erasing methods: Stability and how to control," in IEDM 1992 Tech. Dig., pp. 595-598.
18. S. Yamada, T. Suzuki, E. Obi, M. Oshikiri, K. Naruke, and M. Wada, "A self-convergence erasing scheme for a simple stacked gate Flash EEPROM," in IEDM 1991 Tech. Dig., pp. 307-310.
19. K. Oyama, H. Shirai, N. Kodama, K. Kanamori, K. Saitoh, Y. S. Hisamune, and T. Okazawa, "A novel erasing technology for 3.3 V Flash memory with 64 Mb capacity and beyond," in IEDM 1992 Tech. Dig., pp. 607-610.
20. C. Y. Hu, D. L. Kencke, S. K. Banerjee, R. Richart, B. Bandyopadhyay, B. Moore, E. Ibok, and S. Garg, "A convergence scheme for over-erased Flash EEPROM's using substrate-biasenhanced hot electron injection," IEEE Electron Device Lett., vol. 16, pp. 500-502, Nov. 1995.
21. C. Calligaro, A. Manstretta, A. Modelli, and G. Torelli, "Technological and design constraints for multilevel Flash memories," in Proc. 3rd IEEE Int. Conf. Electronics, Circuits and Systems, Oct. 1996, pp. 1003-1008.
22. 2 films," IEEE Trans. Electron Devices, vol. ED-35, pp. 2259-2267, Dec. 1988.
23. J. D. Blauwe, J. V. Houdt, D. Wellekens, R. Degraeve, P. Roussel, L. Haspeslagh, L. Deferm, G. Groeseneken, and H. E. Macs, "A new quantitative model to predict SILC-related disturb characteristics in Flash EEPROM devices," in IEDM 1996 Tech. Dig., pp. 343-346.
24. C. de Graaf, P. Young, and D. Hulsbos, "Feasibility of multilevel storage in Flash EEPROM cells," in Proc. ESSDERC'95, pp. 213-216.
25. K. Yoshikawa, "Impact of cell threshold voltage distribution in the array of Flash memories on scaled and multilevel Flash cell design," in 1996 Symp. VLSI Teclmology Dig. Tech. Pap., pp. 240-241.
26. J. D. Bude, A. Frommer, M. R. Pinto, and G. R. Weber, "EEPROM Flash sub 3.0 V drain-source bias hot carrier writing," in IEDM 1995 Tech. Dig., pp. 989-991.
27. J. Dickson, "On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier technique," IEEE J. Solid-State Circuits, vol. SC-11, pp. 374-378, June 1976.
28. T. Tanzawa and T. Tanaka, "A dynamic analysis of the Dickson charge pump circuit," IEEE J. Solid-State Circuits, vol. 32, pp. 1231-1240, Aug. 1997.
29. J. V. Houdt, D. Wellekens, G. Groeseneken, L. Deferm, and H. E. Maes, "The high injection MOS cell: A novel 5 V-only Flash EEPROM concept with a 1 μs programming time," in Proc. ESSDERC'91, reprinted from Microelectron. Eng., vol. 15, pp. 617-620, 1991.
30. J. V. Houdt, D. Wellekens, L. Faraone, L. Haspeslagh, L. Deferm, G. Groeseneken, and H. E. Maes, "A 5 V-compatible Flash EEPROM cell with microsecond programming time for embedded memory applications," IEEE Trans. Comp., Packag., Manufact. Technol. A, vol. 17, pp. 380-389, Sept. 1994.
31. 2PROM cell for embedded memory applications," IEEE Trans. Electron Devices, vol. 40, pp. 2255-2263, Dec. 1993.
32. B. Prince, Semiconductor Memories. A Handbook of Design, Manufacture and Applications. Chichester, U.K.: Wiley, 1983, ch. 10, 11.
33. 2PROM using triplepolysilicon technology," IEEE J. Solid-State Circuits, vol. SC-22, pp. 548-552, Aug. 1987.
34. G. Samachisa, C.-S. Su, Y.-S. Kao, G. Smarandoiu, C. Y. M. Wang, T. Wong, and C. Hu, "A 128 K Flash EEPROM using double-polysilicon technology," IEEE J. Solid-State Circuits, vol. SC-22, pp. 676-683, Oct. 1987.
35. S. D'Arrigo, G. Imondi, G. Santin, M. Gill, R. Cleavelin, S. Spagliccia, E. Tomassetti, S. Lin, A. Nguyen, P. Shah, G. Savarese, and D. McElroy, "A 5 V-only 256 K bit CMOS Flash EEPROM," in 1989 IEEE ISSCC Dig. Tech. Pap., vol. 313, pp. 132-133.
36. F. Masuoka, M. Momodami, Y. Iwata, and R. Shirota, "New ultra high density EPROM and Flash EEPROM with NAND structure cell," IEDM 1987 Tech. Dig, pp. 552-555.
37. M. Momodomi, Y. Itoh, R. Shirota, Y. Iwata, R. Nakayama, R. Kirisawa, T. Tanaka, S. Aritome, T. Endoh, K. Ohuchi, and F. Masuoka, "An experimental 4-Mbit CMOS EEPROM with a NAND-structured cell," IEEE J. Solid-State Circuits, vol. 24, pp. 1238-1243, Oct. 1989.
38. T. Tanaka, Y. Tanaka, H. Nakamura. K. Sakui, H. Oodaira, R. Shirota, K. Ohuchi, F. Masuoka. and H. Hara. "A quick intelligent page-programming architecture and a shielding bitline sensing method for 3 V-only NAND Flash memory," IEEE J. Solid-State Circuits, vol. 29, pp. 1366-1373, Nov. 1994.
39. S. Kobayashi, H. Nakai, Y. Kunori, T. Nakayama, Y. Miyawaki, Y. Terada, H. Onoda, N. Ajika, M. Hatanaka, H. Miyoshi, and T. Yoshiwara, "Memory array architecture and decoding scheme for 3 V only sector erasable DINOR Flash memory," IEEE J. Solid-State Circuits, vol. 29, pp. 454-460, Apr. 1994.
40. S. Kobayashi, M. Mihara, Y. Miyawaki, M. Ishii, T. Futatsuya, A. Hosogane, A. Ohba, Y. Terada, N. Ajika, Y. Kunori, K. Yuzuriha, M. Hatanaka, H. Miyoshi, T. Yoshihara, Y. Uji, A. Matsuo, Y. Taniguchi, and Y. Kiguchi, "A 3.3 V-only 16 Mb DINOR Flash memory," in 1995 IEEE ISSCC Dig. Tech. Pap., vol. 349, pp. 122-123.
41. 2 self-aligned contactless memory cell technology suitable for 256-Mbit Flash memories," in IEDM 1994 Tech. Dig., pp. 921-923.
42. B. Eitan, R. Kazerounian, and A. Bergemont, "Alternate metal virtual ground (AMG) - A new scaling concept for very high-density EPROM's," IEEE Electron Device Lett., vol. EDL-12, pp. 450-452, Aug. 1991.
43. R. Kazerounian, A. Bergemont, A. Roy, G. Wolsteholme, R. Irani, M. Shamay, H. Gaffur, G. A. Rezvani, L. Anderson, H. Haggag, E. Shacham, P. Kauk, P. Nielson, A. Kablanian, K. Chhor, J. Perry, R. Sethi, and B. Eitan, "Alternate metal virtual ground EPROM array implemented in a 0.8 μm process for very high density applications," in IEDM 1991 Tech. Dig., pp. 311-314, Dec. 1991.
44. R. Cernea, D. J. Lee, M. Mofidi, E. Y. Chang, W.-Y. Chien, L. Goh, Y. Fong, J. H. Yuan, G. Samachisa, D. C. Guterman, S. Mehrotra, K. Sato, H. Onishi, K. Ueda, F. Noro, K. Miyamoto, M. Monta, K. Umeda, and K. Kubo, "A 34 Mb 3.3 V serial Flash EEPROM for solid-state disk applications," in 1995 IEEE ISSCC Dig. Tech. Pap., vol. 350, pp. 126-127.
45. K. Takeuchi, T. Tanaka, and H. Nakamura, "A double-level-Vth select gate array architecture for multilevel NAND Flash memories," IEEE J. Solid-State Circuits, vol. 31, pp. 602-609, Apr. 1996.
46. S. Aritome, Y. Takeuchi, S. Sato, H. Watanabe, K. Shimizu, G. Hemink, and R. Shirota, "A novel side-wall transfer-transistor cell (SWATT cell) for multi-level NAND EEPROM's," in IEDM 1995 Tech. Dig., pp. 275-278.
47. M. Lanzoni, G. Tondi, P. Galbiati, and B. Riccò, "Automatic and continuous offset compensation of MOS operational amplifiers using floating-gate transistors," IEEE J. Solid-State Circuits, vol. 33, pp. 287-290, Feb. 1998.
48. S. Yamada, K. Amemiya, T. Yamane, H. Hazama, and K. Hashimoto, "Non-uniform current flow through thin oxide after Fowler-Nordheim current stress," in Proc. Int. Reliability Physics Symp., Apr. 1996, pp. 108-112.
49. G. Torelli and P. Lupi, "An improved method for programming a word-erasable EEPROM," Alta Frequenza, vol. LII, no. 6, pp. 487-494, Nov./Dec. 1983.
50. V. N. Kynett, M. L. Fandrich, J. Anderson, P. Dix, O. Jungroth, J. A. Kreifels, R. A. Lodenquai, B. Vajdic, S. Wells, M. D. Winston, and L. Yang, "A 90-ns one-million erase/program cycle 1-Mbit Flash memory," IEEEJ. Solid-State Circuits, vol. SC-24, pp. 1259-1264, Oct. 1989.
51. P. Cappelletti, R. Bez, D. Cantarelli, and L. Fratin, "Failure mechanisms of Flash cell in program/erase cycline," in IEDM 1994 Tech. Dig., pp. 291-294.
52. D. Montanari, J. Van Houdt, D. Wellekens, L. Haspeslagh, L. Deferm, G. Groeseneken, and H. E. Maes, "Multi-level charge storage in source-side injection Flash EEPROM," in Proc. 1997 Int. Non Volatile Memory Technology Conf., pp. 80-83.
53. R. Shirota, G. J. Hemink, K. Takeuchi, H. Nakamura, and S. Aritome, "A new programming method and cell architecture for multi-level NAND Flash memories," presented at 14th IEEE Non-Volatile Semiconductor Memory Workshop, Monterey, CA, Aug. 1995, paper 2.7.
54. Y.-J. Choi, K.-D. Suh, Y.-N. Koh, J.-W. Park, K.-J. Lee, Y.-J. Cho, and B.-H. Suh, "A high speed program scheme for multilevel NAND Flash memory," in 1996 Symp. VISl Circuits Dig. Tech. Pap., pp. 170-171.
55. G. J. Hemink, T. Tanaka, T. Endoh, S. Aritome, and R. Shirota, "Fast and accurate programming method for multi-level NAND EEPROM's," in 1995 Symp. VLSI Technology Dig. Tech. Pap., pp. 129-130.
56. T. Tanaka, T. Tanzawa, and K. Takekuchi, "A 3.4-Mbyte/sec programming 3-level NAND Flash memory saving 40% die size per bit," in 1997 Symp. VLSI Circuits Dig. Tech. Pap., pp. 65-66.
57. K. Takekuchi, T. Tanaka, and T. Tanzawa, "A multi-page cell architecture for high-speed programming multi-level NAND Flash memories," in 1997 Symp. VLSI Circuits Dig. Tech. Pap., pp. 67-68.
58. M. Lanzoni and B. Riccò, "Experimental characterization of circuits for controlled programming of floating gate MOSFET's," IEEE J. Solid-State Circuits, vol. 30, pp. 706-709, June 1995.
59. M. Lanzoni, J. Suné, P. Olivo, and B. Riccò, "Advanced electrical-level modeling of EEPROM cells," IEEE Trans. Electron Devices, vol. 40, pp. 951-957, May 1993.
60. D. P. Shum, C. T. Swift, J. M. Higman, W. J. Taylor, K.-T. Chang, K.-M. Chang, and J. R. Yeargain, "A novel band-to-band tunneling induced convergence mechanism for low current high density Flash EEPROM applications," in IEDM Tech. Dig., pp. 41-44, Dec. 1994.
61. A. Bergemont, M. Chi, and H. Haggag, "Low voltage NVG: A new high performance 3 V/5 V Flash technology for portable computing and telecommunications applications," in IEEE Trans. Electron Devices, vol. 43, pp. 1510-1517, Sept. 1996.
62. S. Pathak, J. Kupec, C. Murphy, D. Sawtelle, R. Shrivastava, and F. B. Jenne, "A 25-ns 16-Kbit CMOS PROM using a four-transistor cell and differential design techniques," IEEE J. Solid-State Circuits, vol. SC-20, pp. 964-970, Oct. 1985.
63. R. Gastaldi, D. Novosel, M. Dallabora, and G. Casagrande, "A 1-Mbit CMOS EPROM with enhanced verification," IEEE J. Solid-Slate Circuits, vol. SC-23, pp. 1150-1156, Oct. 1988.
64. E. Seevinck, "Analog interface circuits for VLSI," in Analogue IC Design: The Current-Mode Approach, C. Toumazou, F. J. Lidgey, and D. G. Haigh, Eds. London, U.K.: Peter Peregrinus, Ltd., 1990, ch. 12.
65. A. Bleiker and H. Melchior, "A four-state EEPROM using floating-gate memory cells," IEEE J. Solid-State Circuits, vol. SC-22, pp. 460-463, July 1987.
66. C. Calligaro, R. Gastaldi, A. Manstretta, and G. Torelli, "A high-speed parallel sensing scheme for multi-level nonvolatile memories," in Proc. IEEE Int. Workshop on Memory Technology, Design and Testing 1997, pp. 96-99.
67. B. Razavi, Principles of Data Conversion System Design. Piscataway, NJ: IEEE Press, 1995, ch. 6, 7.
68. D. Montanari, J. Van Houdt, D. Wellekens, G. Groeseneken, and H. E. Maes, "Novel small-area read-out circuit for multilevel memories," presented at 16th IEEE Non-Volatile Semiconductor Memory Workshop, Monterey, CA, Feb. 1997, paper 6.2.
69. M. Horiguchi, M. Aoki, Y. Nakagome, S. Ikenaga, and K. Shimohigashi, "An experimental large-capacity semiconductor file memory using 16-levels/cell storage," IEEE J. Solid-State Circuits, vol. SC-23, pp. 27-33, Feb. 1988.
70. C. Calligaro, V. Daniele, R. Gastaldi, A. Manstretta, and G. Torelli, "A new serial sensing approach for multistorage nonvolatile memories," in Proc. IEEE Int. Workshop Memory Technology, Design and Testing 1995, pp. 21-26.
71. S. Yamada, Y. Hiura, T. Yamane, K. Amemiya, Y. Ohshima, and K. Yoshikawa, "Degradation mechanism of Flash EEPROM programming after program/erase cycles," in IEDM 1993 Tech. Dig., pp. 23-26.
72. T. C. Ong, A. Fazio, N. Mielke, S. Pan, N. Righos, G. Atwood, and S. Lai, "Erratic erase in ETOX™ Flash memory array," in 1993 Symp. VLSI Technology Dig. Tech. Pap., pp. 82-83.
73. C. Dunn, C. Kaya, T. Lewis, T. Strauss, J. Schreck, P. Hefley, M. Middendorf, and T. San, "Flash EEPROM disturb mechanisms," in Proc. Int. Rel. Phys. Symp., Apr. 1994, pp. 299-308.
74. 2 films," IEEE Trans. Electron Devices, vol. 45, pp. 1554-1560, July 1998.
75. R. Moazzami and C. Hu, "Stress-induced current in thin silicon dioxide films," in IEDM 1992 Tech. Dig., pp. 139-142.
76. A. Brand, K. Wu, S. Pan, and D. Chin, "Novel read disturb failure mechanism induced by Flash cycling," in Proc. Int. Reliability Physics Symp., Apr. 1993, pp. 127-132.
77. T. Tanzawa, T. Tanaka, K. Takekuchi, R. Shirota, S. Aritome, H. Watanabe, G. Hemink, K. Shimizu, S. Sato, Y. Takekuchi, and K. Ohuchi, "A compact on-chip ECC for low cost Flash memories," IEEE J. Solid-State Circuits, vol. 32, pp. 662-669, May 1997.