Fast voltage regulator for multilevel flash memories

Records of the IEEE International Workshop on Memory Technology, Design and Testing

Volumn , Issue , 2000, Pages 34-38

  Khouri, Osama ^a   Micheloni, Rino ^b   Gregori, Stefano ^a   Torelli, Guido ^a  

^a UNIVERSITY OF PAVIA   (Italy)

^b STMICROELECTRONICS   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

CAPACITANCE; COMPUTER SIMULATION; DATA STORAGE EQUIPMENT; ELECTRIC NETWORK TOPOLOGY; ELECTRIC POTENTIAL; ELECTRIC POWER SUPPLIES TO APPARATUS; LOGIC GATES;

CAPACITIVE LOAD; MULTILEVEL FLASH MEMORY; RECOVERY SPEED;

VOLTAGE REGULATORS;

EID: 0033684568     PISSN: 10874852     EISSN: None     Source Type: Journal    
DOI: 10.1109/MTDT.2000.868613     Document Type: Article

References (10)

1. M. Bauer A multilevel-cell 32 Mb Flash memory 1995 IEEE ISSCC Dig. Tech. Papers 1995 IEEE ISSCC Dig. Tech. Papers 1995-Feb.
2. B. Riccò Nonvolatile multilevel memories for digital applications Proceedings of the IEEE 86 12 2399 2421 Dec. 1998
3. J. Dickson On-chip high voltage generation in NMOS integrated circuits using an improved voltage multiplier technique IEEE J. Solid-State Circuits SC-11 3 374 378 June 1976
4. T. Tanzawa T. Tanaka A dynamic analysis of the Dickson charge pump circuit IEEE J. Solid-State Circuits SC-32 8 1231 1240 Aug. 1997
5. G. Torelli P. Lupi An improved method for programming a word-erasable EEPROM Alta Frequenza LII 6 487 494 Nov./Dec. 1983
6. V. N. Kynett A 90-ns one-million erase/program cycle 1-Mbit flash memory IEEE J. Solid-State Circuits 24 5 1259 1264 Oct. 1989
7. G. A. Rincon-Mora P. E. Allen A low-voltage, low quiescent current, low drop-out regulator IEEE J.Solid-State Circuits SC-33 1 36 44 Jan. 1998
8. D. B. Ribner M. A. Copeland Design techniques for cascoded CMOS Op Amps with improved PSRR and common-mode input range IEEE J. Solid-State Circuits SC-19 6 919 925 Dec. 1984
9. B. K. Ahuja An improved frequency compensation technique for CMOS operational amplifiers IEEE J. Solid-State Circuits SC-18 12 629 633 Dec. 1993
10. O. Khouri R. Micheloni G. Torelli Very fast recovery word-line voltage regulator for multilevel nonvolatile memories Proc. Third IMACS/IEEE International Multiconference on Circuits, Systems, Communications and Computers (CSCC) 3781 3784 Proc. Third IMACS/IEEE International Multiconference on Circuits, Systems, Communications and Computers (CSCC) Athens Greece 1999-June