Tradeoffs and Optimization in Analog CMOS Design

Tradeoffs and Optimization in Analog CMOS Design

Volumn , Issue , 2008, Pages 1-594

  Binkley, David M ^a  

^a UNIVERSITY OF NORTH CAROLINA AT CHARLOTTE   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 70450130018     PISSN: None     EISSN: None     Source Type: Book    
DOI: 10.1002/9780470033715     Document Type: Book

References (375)

1. C. C. Enz and E. A. Vittoz, "CMOS Low-power Analog Circuit Design," in Emerging Technologies, Designing Low-power Digital Systems, Tutorial for 1996 International Symposium on Circuits and Systems, Eds. R. Cavin and W. Liu, pp. 79-133. IEEE Service Center, Piscataway, 1996.
2. P. R. Gray, P. J. Hurst, S. H. Lewis, and R. G. Meyer, Analysis and Design of Analog Integrated Circuits, fourth edition, John Wiley and Sons, Ltd, 2001.
3. C. Enz, F. Krummenacher, and E. A. Vittoz, "An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications," Analog Integrated Circuits and Signal Processing, vol. 8, pp. 83-114, July 1995.
4. M. Bucher, C. Lallement, C. Enz, F. Théodoloz, and F. Krummenacher, "The EPFL-EKV MOSFET model equations for simulation, version 2.6," Technical Report, EPFL, July 1998, Revision II, available on-line at http://legwww.epfl.ch/ekv/.
5. J. P. Colinge, "Fully-depleted SOI CMOS for analog applications," IEEE Transactions on Electron Devices, vol. 45, pp. 1010-1016, May 1998.
6. Y. Tsividis, Operation and Modeling of the MOS Transistor, second edition, McGraw-Hill, 1999.
7. Y. Tsividis, "Moderate inversion in MOS devices," Solid-State Electronics, vol. 25, pp. 1099-1104, Nov. 1982.
8. Y. Tsividis, Mixed Analog-Digital VLSI Devices and Technology: An Introduction, McGraw-Hill, 1996.
9. E. A. Vittoz, "Micropower techniques," in Design of MOS VLSI Circuits for Telecommunications, ed. J. Franca and Y. Tsividis, Prentice Hall, 1994.
10. J. M. Early, "Effects of space-charge layer widening in junction transistors," Proceedings of the IRE, vol. 40, pp. 1401-1406, Nov. 1952.
11. University of California at Berkeley BSIM3 and BSIM4 MOS models, available on-line at http://wwwdevice. eecs.Berkeley.edu/bsim3.
12. G. E. Gielen and R. A. Rutenbar, "Computer-aided design of analog and mixed-signal integrated circuits," Proceedings of the IEEE, vol. 88, pp. 1825-1854, Dec. 2000.
13. R. Martin, "Automation comes to analog," IEEE Spectrum, pp. 70-75, June 2001.
14. R. A. Rutenbar, G. G. E. Gielen, and B. A. Antao, eds, Computer-Aided Design of Analog Integrated Circuits and Systems, Wiley - IEEE Press, 2002.
15. M. del Mar Hershenson, S. P. Boyd, and T. H. Lee, "Optimal design of a CMOS op-amp via geometric programming," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 20, pp. 1-21, Jan. 2001.
16. Cadence Design Systems, Inc., Virtuoso NeoCircuit CAD tool, available on-line at http://www.cadence.com.
17. R. Schwencker, F. Schenkel, M. Pronath, and H. Graeb, "Analog circuit sizing using adaptive worst-case parameters sets," Proceedings of the 2002 Design and Test in Europe Conference(DATE), pp. 581-585, Mar. 2002.
18. K. Antreich, J. Eckmueller, H. Graeb, M. Pronath, F. Schenkel, and S. Zizala, "Wicked: analog circuit synthesis incorporating mismatch," Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (CICC), pp. 511-514, May 2000.
19. R. Spence, "The facilitation of insight for analog design," IEEE Transactions on Circuits and Systems - II, vol. 46, pp. 540-548, May 1999.
20. D. M. Binkley, C. E. Hopper, S. D. Tucker, B. C. Moss, J. M. Rochelle, and D. P. Foty, "A CAD methodology for optimizing transistor current and sizing in analog CMOS design," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 22, pp. 225-237, Feb. 2003.
21. D. Stefanovic, M. Kayal, and M. Pastre, "PAD: a new interactive knowledge-based analog design approach," Analog Integrated Circuits and Signal Processing, vol. 42, pp. 291-299, Mar. 2005.
22. Procedural Analog Design (PAD) CAD tool, Electronics Laboratories (LEG) of the Swiss Federal Institute of Technology (EPFL), available on-line at http://legwww.epfl.ch/CSL.
23. C. C. Enz and E. A. Vittoz, "CMOS low-power analog circuit design," in Emerging Technologies, Designing Low-Power Digital Systems, tutorial for 1996 International Symposium on Circuits and Systems (ISCAS), eds. R. Cavin and W. Liu, IEEE Service Center, Piscataway, pp. 79-133, 1996.
24. F. Silveira, D. Flandre, and P. G. A. Jespers, "A gm/ID based methodology for the design of CMOS analog circuits and its application to the synthesis of a silicon-on-insulator micropower OTA," IEEE Journal of Solid-State Circuits, vol. 31, pp. 1314-1319, Sept. 1996.
25. D. Flandre, A. Viviani, J.-P. Eggermont, B. Gentinne, and P. G. A. Jespers, "Improved synthesis of gainboosted regulated-cascode CMOS stages using symbolic analysis and gm/ID methodology," IEEE Journal of Solid-State Circuits, vol. 32, pp. 1006-1012, July 1997.
26. R. L. Pinto, A. I. A. Cunha, M. C. Schneider, and C. Galup-Montoro, "An amplifier design methodology derived from a MOSFET current-based model," Proceedings of the 1998 International Symposium on Circuits and Systems (ISCAS), pp. I-301-I-304, May 1998.
27. X. Xie, M. C. Schneider, S. H. K. Embabi, and E. Sanchez-Sinencio, "Optimal design of low power nested gm-C compensation amplifiers using a current-based MOS transistor model," Proceedings of the 1998 International Symposium on Circuits and Systems (ISCAS), pp. II-29-II-32, May 1998.
28. R. L. Pinto, M. C. Schneider, and C. Galup-Montoro, "Sizing of MOS transistors for amplifier design," Proceedings of the 2000 International Symposium on Circuits and Systems (ISCAS), pp. IV-185-IV-188, May 2000.
29. H. C. M. Santos and A. I. A. Cunha, "Application of ACM model to the design of CMOS OTA through a graphical approach," Proceedings of the 2003 International Symposium on Circuits and Systems (ISCAS), pp. I-305-I-308, May 2003.
30. E. Sanchez-Sinencio and A. G. Andreou, eds, Low-Voltage/Low-Power Integrated Circuits and Systems: Low-Voltage, Mixed-Signal Circuits, IEEE Press, 1999.
31. A. I. A. Cunha, M. C. Schneider, and C. Galup-Montoro, "An MOS transistor model for analog circuit design," IEEE Journal of Solid-State Circuits, vol. 33, pp. 1510-1519, Oct. 1998.
32. T. M. Hollis, D. J. Comer, and D. T. Comer, "Optimization of MOS amplifier performance through channel length and inversion level selection," IEEE Transactions on Circuits and Systems - II: Express Briefs, vol. 52, pp. 545-549, Sept. 2005.
33. R. R. Harrison and C. Charles, "A low-power low-noise CMOS amplifier for neural recording applications," IEEE Journal of Solid-State Circuits, vol. 38, pp. 958-965, June 2003.
34. J. H. Nielsen and E. Bruun, "A CMOS low-noise instrumentation amplifier using chopper modulation," Analog Integrated Circuits and Signal Processing, vol. 42, pp. 65-76, Jan. 2005.
35. C. Toumazou, G. Moschytz, and B. Gilbert, eds, Trade offs in Analog Circuit Design, Kluwer Academic, 2002.
36. M. Bell, "Amplifiers for driving LCDs," National Semiconductor, unpublished notes, 2002.
37. J. R. Brews, "Excel and PSPICE in analog design," Arizona State University, unpublished notes, 2005.
38. D. M. Binkley, "A methodology for transistor level analog CMOS design," Conference tutorial with D. P. Foty, "MOSFET modeling and circuit design: Re-establishing a lost connection," 37th Annual Design Automation Conference (DAC), Los Angeles, June 2000.
39. D. M. Binkley, "A methodology for analog CMOS design based on the EKV MOS model," 2000 Fabless Semiconductor Association Design Modeling Workshop: SPICE Modeling, Santa Clara, Oct. 2000.
40. D. M. Binkley, "A methodology for analog CMOS design based on the EKV MOS model," Conference tutorial with D. P. Foty, "Re-connecting MOS modeling and circuit design: new methods for design quality," 2001 IEEE 2nd International Symposium on Quality Electronic Design (ISQED), San Jose, Mar. 2001.
41. D. M. Binkley, "A methodology for analog CMOS design based on the EKV MOS model," Conference tutorial with D. P. Foty, "MOS modeling as a basis for design methodologies: new techniques for next-generation analog circuit design," 2001 15th European Conference on Circuit Theory and Design (ECCTD), Helsinki, Aug. 2001.
42. D. M. Binkley, "A methodology for analog CMOS design based on the EKV MOS model," Conference tutorial with D. P. Foty, "MOS modeling as a basis for design methodologies: new techniques for modern analog design," 2002 IEEE International Symposium on Circuits and Systems (ISCAS), Scottsdale, May 2002.
43. D. M. Binkley, M. Bucher, and D. Kazazis, "Modern analog CMOS design from weak through strong inversion," Proceedings of the European Conference on Circuit Theory and Design (ECCTD), pp. I-8-I-13, Krakow, Aug. 2003.
44. D. M. Binkley, "Optimizing analog CMOS design from weak through strong inversion," Seminar talk, Columbia University Integrated Systems Laboratory, New York, November 21, 2003.
45. D. M. Binkley, "Optimizing analog CMOS design from weak through strong inversion," Seminar talk, North Carolina State University Electrical and Computer Engineering Department, Raleigh, NC, January 19, 2005.
46. D. M. Binkley, B. J. Blalock, and J. M. Rochelle, "Optimizing drain current, inversion level, and channel length in analog CMOS design," Analog Integrated Circuits and Signal Processing, vol. 47, pp. 137-163, May 2006.
47. B. K. Swann, J. M. Rochelle, D. M. Binkley, B. S. Puckett, B. J. Blalock, S. C. Terry, J. W. Young, M. S. Musrock, J. E. Breeding, and K. M. Baldwin, "A custom mixed signal CMOS integrated circuit for high performance PET tomograph front-end applications," IEEE Transactions on Nuclear Science, vol. 50, pp. 909-914, Aug. 2003.
48. D. M. Binkley, B. S. Puckett, B. K. Swann, J. M. Rochelle, M. S. Musrock, and M. E. Casey, "A 10-Mcps, 0.5-μm CMOS constant-fraction discriminator having built-in pulse tail cancellation," IEEE Transactions on Nuclear Science, vol. 49, pp. 1130-1140, June 2002.
49. B. K. Swann, B. J. Blalock, L. G. Clonts, D. M. Binkley, J. M. Rochelle, E. Breeding, and K. M. Baldwin, "A 100-ps time-resolution CMOS time-to-digital converter for positron emission tomography imaging applications," IEEE Journal of Solid-State Circuits, vol. 39, pp. 1839-1853, Nov. 2004.
50. D. M. Binkley, M. E. Casey, B. S. Puckett, R. Lecomte, and A. Saoudi, "A power efficient, low noise, wideband, integrated CMOS preamplifier for LSO/APD PET systems," IEEE Transactions on Nuclear Science, vol. 47, pp. 810-817, June 2000.
51. D. M. Binkley, J. M. Rochelle, B. K. Swann, L. G. Clonts, and R. N. Goble, "A micropower CMOS, direct-conversion, VLF receiver chip for magnetic-field wireless applications," IEEE Journal of Solid-State Circuits, vol. 33, pp. 344-358, Mar. 1998.
52. M. Mojarradi, D. M. Binkley, B. J. Blalock, R. Andersen, N. Ulshoefer, T. Johnson, and L. Del Castillo, "A miniaturized, neuroprosthesis suitable for implantation into the brain," IEEE Transactions on Neural Systems and Rehabilitation Engineering, vol. 11, pp. 38-42, Mar. 2003.
53. D. M. Binkley, C. E. Hopper, B. J. Blalock, M. M. Mojarradi, J. D. Cressler, and L. K. Yong, "Noise performance of 0.35-μm SOI CMOS devices and micropower preamplifier from 77 to 400 K," Proceedings of the 2004 IEEE Aerospace Conference, vol. 4, pp. 2495-2506, Mar. 2004.
54. D. M. Binkley, C. E. Hopper, J. D. Cressler, M. M. Mojarradi, and B. J. Blalock, "Noise performance of 0.35-μm SOI CMOS devices and micropower preamplifier following 63-MeV, 1-Mrad (Si) proton irradiation," IEEE Transactions on Nuclear Science, vol. 51, pp. 3788-3794, Dec. 2004.
55. E. A. Vittoz, "Micropower techniques," in Design of MOS VLSI Circuits for Telecommunications, ed. J. Franca and Y. Tsividis, Prentice Hall, 1994.
56. Y. Tsividis, "Moderate inversion in MOS devices," Solid-State Electronics, vol. 25, pp. 1099-1104, Nov. 1982.
57. University of California at Berkeley BSIM3 and BSIM4 MOS Models, available on-line at www.device. eecs.Berkeley.edu/bsim3.
58. D. M. Binkley, "A methodology for transistor level analog CMOS design," Conference tutorial with D. P. Foty, "MOSFET modeling and circuit design: Re-establishing a lost connection," 37th Annual Design Automation Conference (DAC), Los Angeles, June 2000.
59. D. M. Binkley, "A methodology for analog CMOS design based on the EKV MOS model," 2000 Fabless Semiconductor Association Design Modeling Workshop: SPICE Modeling, Santa Clara, Oct. 2000.
60. D. M. Binkley, "A methodology for analog CMOS design based on the EKV MOS model," Conference tutorial with D. P. Foty, "Re-connecting MOS modeling and circuit design: new methods for design quality," 2001 IEEE 2nd International Symposium on Quality Electronic Design (ISQED), San Jose, Mar. 2001.
61. D. M. Binkley, "A methodology for analog CMOS design based on the EKV MOS model," Conference tutorial with D. P. Foty, "MOS modeling as a basis for design methodologies: new techniques for next-generation analog circuit design," 2001 15th European Conference on Circuit Theory and Design (ECCTD), Helsinki, Aug. 2001.
62. D. M. Binkley, "A methodology for analog CMOS design based on the EKV MOS model," Conference tutorial with D. P. Foty, "MOS modeling as a basis for design methodologies: new techniques for modern analog design," 2002 IEEE International Symposium on Circuits and Systems (ISCAS), Scottsdale, May 2002.
63. D. M. Binkley, M. Bucher, and D. Kazazis, "Modern analog CMOS design from weak through strong inversion," Proceedings of the European Conference on Circuit Theory and Design (ECCTD), pp. I-8-I-13, Krakow, Aug. 2003.
64. D. M. Binkley, C. E. Hopper, S. D. Tucker, B. C. Moss, J. M. Rochelle, and D. P. Foty, "A CAD methodology for optimizing transistor current and sizing in analog CMOS design," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 22, pp. 225-237, Feb. 2003.
65. D. M. Binkley, B. J. Blalock, and J. M. Rochelle, "Optimizing drain current, inversion level, and channel length in analog CMOS design," Analog Integrated Circuits and Signal Processing, vol. 47, pp. 137-163, May 2006.
66. Y. Tsividis, Mixed Analog-digital VLSI Devices and Technology, McGraw-Hill, 1996.
67. C. Enz, F. Krummenacher, and E. A. Vittoz, "An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications," Analog Integrated Circuits and Signal Processing, vol. 8, pp. 83-114, July 1995.
68. M. Bucher, C. Lallement, C. Enz, F. Théodoloz, and F. Krummenacher, "The EPFL-EKV MOSFET model equations for simulation, version 2.6," Technical Report, EPFL, July 1998, Revision II, available on-line at http://legwww.epfl.ch/ekv/.
69. Y. Tsividis, Operation and Modeling of the MOS Transistor, second edition, McGraw-Hill, 1999.
70. C. C. Enz and E. A. Vittoz, Charge-based MOS Transistor Modeling: The EKV Model for Low-power and RF IC Design, John Wiley and Sons, Inc., 2006.
71. J. P. Colinge, "Fully-depleted SOI CMOS for analog applications," IEEE Transactions on Electron Devices, vol. 45, pp. 1010-1016, May 1998.
72. A. I. A. Cunha, M. C. Schneider, and C. Galup-Montoro, "An MOS transistor model for analog circuit design," IEEE Journal of Solid-State Circuits, vol. 33, pp. 1510-1519, Oct. 1998.
73. F. Silveira, D. Flandre, and P. G. A. Jespers, "A gm/ID based methodology for the design of CMOS analog circuits and its application to the synthesis of a silicon-on-insulator micropower OTA," IEEE Journal of Solid-State Circuits, vol. 31, pp. 1314-1319, Sept. 1996.
74. D. M. Binkley, C. E. Hopper, B. J. Blalock, M. M. Mojarradi, J. D. Cressler, and L. K. Yong, "Noise performance of 0.35-μm SOI CMOS devices and micropower preamplifier from 77-400 K," Proceedings of the 2004 IEEE Aerospace Conference, vol. 4, pp. 2495-2506, Mar. 2004.
75. M. N. Ericson, M. Hasanuzzaman, S. C. Terry, C. L. Britton, B. Ohme, S. S. Frank, J. A. Richmond, and B. J. Blalock, "1/f noise and DC characterization of partially depleted SOI n- and p-MOSFETs from 20-250 C," Proceedings of the 2005 IEEE Aerospace Conference, vol. 1, pp. 1-13, Mar. 2005.
76. F. N. Trofimenkoff, "Field-dependent mobility analysis of the field-effect transistor," Proceedings of the IEEE, vol. 53, pp. 1765-1766, Nov. 1965.
77. D. M. Caughey and R. E. Thomas, "Carrier mobilities in silicon empirically related to doping and field," Proceedings of the IEEE, vol. 55, pp. 2192-2193, Dec. 1967.
78. C. Canali, G. Majni, R. Minder, and G. Ottaviani, "Electron and hole drift velocity measurements in silicon and their empirical relation to electric field and temperature," IEEE Transactions on Electron Devices, vol. 22, pp. 1045-1047, Nov. 1975.
79. T. Grotjohn and B. Hoefflinger, "A parametric short-channel MOS transistor model for subthreshold and strong-inversion current," IEEE Journal of Solid-State Circuits, vol. 19, pp. 100-112, Feb. 1984.
80. P. R. Gray, P. J. Hurst, S. H. Lewis, and R. G. Meyer, Analysis and Design of Analog Integrated Circuits, fourth edition, John Wiley and Sons, Inc., 2001.
81. B. Razavi, Design of Analog CMOS Integrated Circuits, McGraw-Hill, 2001.
82. E. Sanchez-Sinencio and A. G. Andreou, eds, Low-Voltage/Low-Power Integrated Circuits and Systems: Low-Voltage, Mixed-Signal Circuits, IEEE Press, 1999.
83. M. N. Ericson, C. L. Britton, A. L. Wintenberg, J. M. Rochelle, B. J. Blalock, D. M. Binkley, and B. D. Williamson, "Noise behavior of MOSFETs fabricated in 0.5-μm fully-depleted silicon-on-sapphire CMOS in weak, moderate, and strong inversion," IEEE Transactions on Nuclear Science, vol. 50, pp. 963-968, Aug. 2003.
84. D. Binkley, M. Bucher, and D. Foty, "Design-oriented characterization of CMOS over the continuum of inversion level and channel length," Proceedings of the 7th IEEE International Conference on Electronics, Circuits and Systems (ICECS), pp. 161-164, Dec. 2000.
85. M. Bucher, D. Kazazis, F. Krummenacher, D. Binkley, D. Foty, and Y. Papananos, "Analysis of transconductance at all levels of inversion in deep submicron CMOS," Proceedings of the 9th IEEE International Conference on Electronics, Circuits and Systems (ICECS), vol. III, pp. 1183-1186, Sept. 2002.
86. S. C. Terry, J. M. Rochelle, D. M. Binkley, B. J. Blalock, and D. Foty, "Comparison of a BSIM3V3 and EKV MOST model for a 0.5-μm CMOS process and implications for analog circuit design," IEEE Transactions on Nuclear Science, vol. 50, pp. 915-920, Aug. 2003.
87. D. A. Johns and K. W. Martin, Analog Integrated Circuit Design, John Wiley and Sons, Inc., 1997.
88. B. Razavi, RF Microelectronics, Prentice Hall, 1998.
89. T. Lee, The Design of CMOS Radio-Frequency Integrated Circuits, Cambridge University Press, 1998.
90. K. R. Laker and W. M. C. Sansen, Design of Analog Integrated Circuits and Systems, McGraw-Hill, 1994.
91. P. E. Allen and D. R. Holberg, CMOS Analog Circuit Design, second edition, Oxford University Press, 2002.
92. J. M. Early, "Effects of space-charge layer widening in junction transistors," Proceedings of the IRE, vol. 40, pp. 1401-1406, Nov. 1952.
93. Y. A. El-Mansy and A. R. Boothroyd, "A simple two-dimensional model for IGFET operation in the saturation region," IEEE Transactions on Electron Devices, vol. ED-24, pp. 254-262, Mar. 1977.
94. Z.-H. Liu, C. Hu, J.-H. Huang, T.-Y. Chan, M.-C. Jeng, P. K. Ko, and Y. C. Cheng, "Threshold voltage model for deep-submicrometer MOSFETs," IEEE Transactions on Electron Devices, vol 40, pp. 86-95, Jan. 1993.
95. R. van Langevelde and F. M. Klaassen, "Accurate drain conductance modeling for distortion analysis in MOSFETs," Technical Digest of the 1997 IEEE International Electron Devices Meeting, pp. 313-316, Dec. 1997.
96. M. C. Schneider, C. Galup-Montoro, O. C. Gouveia Filho, and A. I. A. Cunha, "A single-piece charge-based model for the output conductance of MOS transistors," Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems (ICECS), vol. 1, pp. 545-548, Sept. 1998.
97. M. Bucher, D. Kazazis, F. Krummenacher, D. Binkley, D. Foty, P. Bendix, S. Yoshitomi, T. Ohguro, K. Kojima, and Y. Papananos, "Anomalous scaling of output conductance in pocket implanted deep submicron CMOS," Unpublished research notes.
98. J. M. Sallese, M. Bucher, and C. Lallement, "Improved analytical modeling of polysilicon depletion in MOSFETs for circuit simulation," Solid-State Electronics, vol. 44, pp. 905-912, June 2000.
99. R. van Langevelde, A. J. Scholten, and D. B. M. Klaassen, "Physical background of MOS model 11, level 1101," Philips Electronics, NV, Technical Report NL-TN 2003/00239, available on-line at http://www.semiconductors.philips.com/Philips_Models/mos_models, Apr. 2003.
100. G. Gildenblat, H. Wang, T.-L. Chen, X. Gu, and X. Cai, "SP: an advanced surface-potential-based compact MOSFET model," IEEE Journal of Solid-State Circuits, vol. 39, pp. 1394-1406, Sept. 2004.
101. A. Einstein, "Eine neue Bestimmung der Molekuldimensionen," Annalen der Physik, Band 19, pp. 289-306, 1906.
102. J.B. Johnson, "Thermal agitation of electricity in conductors," Physical Review, vol. 29, p. 367, Feb. 1928 (minutes of the Philadelphia meeting, December 28-30, 1926), and vol. 32, pp. 97-109, July 1928 (full article).
103. H. Nyquist, "Thermal agitation of electric charge in conductors," Physical Review, vol. 32, pp. 110-113, July 1928.
104. A. van der Ziel, "Thermal noise in field effect transistors," Proceedings of the IRE, pp. 1808-1812, Aug. 1962.
105. A. van der Ziel, "Gate noise in field effect transistors at moderately high frequencies," Proceedings of the IEEE, pp. 460-467, Mar. 1963.
106. A. G. Jordan and N. A. Jordan, "Theory of noise in metal oxide semiconductor devices," IEEE Transactions on Electron Devices, vol. ED-12, pp. 148-156, Mar. 1965.
107. C. T. Sah, S. Y. Wu, and F. H. Hielscher, "The effects of fixed bulk charge on the thermal noise in metal-oxide-semiconductor transistors," IEEE Transactions on Electron Devices, vol. ED-13, pp. 410-414, Apr. 1966.
108. F. M. Klaassen and J. Prins, "Thermal noise of MOS transistors," Philips Research Reports, vol. 22, pp. 505-514, Oct. 1967.
109. F. M. Klaassen and J. Prins, "Noise in field effect transistors at very high frequencies," IEEE Transactions on Electron Devices, vol. ED-16, pp. 952-957, Nov. 1969.
110. P. S. Rao, "The effect of the substrate upon the gate and drain noise parameters of MOSFETS," Solid-State Electronics, vol. 12, pp. 549-555, July 1969.
111. C. Huang and A. van der Ziel, "Thermal noise in ion-implanted MOSFETS," Solid-State Electronics, vol. 18, pp. 509-510, June 1975.
112. A. van der Ziel, Noise in Solid State Devices and Circuits, Wiley-Interscience, 1986.
113. R. P. Jindal, "Hot-electron effects on channel thermal noise in fine-line field-effect transistors," IEEE Transactions on Electron Devices, vol. ED-33, pp. 1395-1397, Sept. 1986.
114. A. Abidi, "High frequency noise measurement on FETs with small dimensions," IEEE Transactions on Electron Devices, vol. ED-33, pp. 1801-1805, Nov. 1986.
115. C. Enz, "High precision CMOS micropower amplifiers," PhD thesis no. 802, Ecole Polytechnique Federal de Lausanne, 1989.
116. R. Sarpeshkar, T. Delbruck, and C. A. Mead, "White noise in MOS transistors and resistors," IEEE Circuits and Devices Magazine, vol. 9, pp. 23-29, Nov. 1993.
117. D. P. Triantis, A. N. Birbas, and D. Kondis, "Thermal noise modeling for short-channel MOSFETs," IEEE Transactions on Electron Devices, vol. 43, pp. 1950-1955, Nov. 1996.
118. D. Shaeffer and T. Lee, "A 1.5-V, 1.5-GHz CMOS low noise amplifier," IEEE Journal of Solid-State Circuits, vol. 32, pp. 745-759, May 1997.
119. T. Manku, "Microwave CMOS-device physics and design," IEEE Journal of Solid-State Circuits, vol. 34, pp. 277-285, Mar. 1999.
120. P. Klein, "An analytical thermal noise model of deep submicron MOSFETs," IEEE Electron Device Letters, vol. 20, pp. 399-401, Aug. 1999.
121. C. Enz and Y. Cheng, "MOS transistor modeling for RF IC design," IEEE Journal of Solid-State Circuits, vol. 25, pp. 186-201, Feb. 2000.
122. J.-S. Goo, C.-H. Choi, F. Danneville, E. Morifuji, H. S. Momose, Z. Yu, H. Iwai, T. H. Lee, and R. W. Dutton, "An accurate and efficient high frequency noise simulation technique for deep submicron MOSFETs," IEEE Transactions on Electron Devices, vol. 47, pp. 2410-2419, Dec. 2000.
123. C. H. Park and Y. J. Park, "Modeling of thermal noise in short-channel MOSFETs at saturation," Solid-State Electronics, vol. 44, pp. 2053-2057, Nov. 2000.
124. G. Knoblinger, P. Klein, and M. Tiebout, "A new model for thermal channel noise of deep-submicron MOSFETS and its application in RF-CMOS design," IEEE Journal of Solid-State Circuits, vol. 36, pp. 831-837, May 2001.
125. V. Re, I. Bietti, R. Castello, M. Manghisoni, V. Speziali, and F. Svelto, "Experimental study and modeling of the white noise sources in submicron P- and N- MOSFETs," IEEE Transactions on Nuclear Science, vol. 48, pp. 1577-1586, Aug. 2001.
126. G. Anelli, F. Faccio, S. Florian, and P. Jarron, "Noise characterization of a 0.25-μm CMOS technology for the LHC experiments," Nuclear Instruments and Methods in Physics Research A, vol. 457, pp. 361-368, Jan. 2001.
127. C. Enz, "An MOS transistor model for RF IC design valid in all regions of operation," IEEE Transactions on Microwave Theory and Techniques, vol. 50, pp. 342-359, Jan. 2002.
128. C.-H. Chen and M. J. Deen, "Channel noise modeling of deep submicron MOSFETs," IEEE Transactions on Electron Devices, vol. 49, pp. 1484-1487, Aug. 2002.
129. S. Spedo and C. Fiegna, "Analysis of thermal noise in scaled MOS devices and RF circuits," Solid-State Electronics, vol. 46, pp. 1933-1939, Nov. 2002.
130. A. J. Scholten, L. F. Tienmeijer, R. van Langevelde, R. J. Havens, A. T. A. Zegers-van Duijnhoven, and V. C. Venezia, "Noise modeling for RF CMOS circuit simulation," IEEE Transactions on Electron Devices, vol. 50, pp. 618-632, Mar. 2003.
131. K. Han, H. Shin, and K. Lee, "Drain current thermal noise modeling for deep submicron n- and p-channel MOSFETs," Solid-State Electronics, vol. 48, pp. 2255-2262, Dec. 2004.
132. H. Wang and R. Zeng, "Experimental verification of the effect of carrier heating on channel noise in deep submicron NMOSFETs by substrate bias," Proceedings of the 2004 IEEE Radio Frequency Integrated Circuits Symposium, pp. 599-602, June 2004.
133. A. S. Roy and C. C. Enz, "Compact modeling of thermal noise in the MOS transistor," Proceedings of the 11th International Conference Mixed Design of Integrated Circuits and Systems (MIXDES), Szczecin, Poland, June 2004.
134. A. S. Roy and C. C. Enz, "Compact modeling of thermal noise in the MOS transistor," IEEE Transactions on Electron Devices, vol. 52, pp. 611-614, Apr. 2005.
135. J. B. Johnson, "The Schottky effect in low frequency ciruits," Physical Review, vol. 26, pp. 71-85, July 1925.
136. A. L. McWhorter, 1/f Noise and Germanium Surface Properties, University of Philadelphia Press, pp. 207-228, 1957.
137. S. Christensson, I. Lundstrom, and C. Svensson, "Low frequency noise in MOS transistors-I. Theory," Solid-State Electronics, vol. 11, pp. 792-812, Sept. 1968.
138. S. Christensson, I. Lundstrom, and C. Svensson, "Low frequency noise in MOS transistors-II. Experiments," Solid-State Electronics, vol. 11, pp. 813-820, Sept. 1968.
139. F. N. Hooge, "1/f noise is no surface effect," Physics Letters, vol. 29A, pp. 139-140, 1969.
140. F. M. Klaassen, "Characterization of low l/f noise in MOS transistors," IEEE Transactions on Electron Devices, vol. ED-18, pp. 887-891, Oct. 1971.
141. H.-S. Fu and C.-T. Sah, "Theory and experiments on surface 1/f noise," IEEE Transactions on Electron Devices, vol. ED-19, pp. 273-285, Feb. 1972.
142. F. N. Hooge, "1/f noise," Physica, vol. 83B, pp. 14-23, 1976.
143. M. Aoki, H. Katto, and E. Yamada, "Low frequency 1/f noise in MOSFETs at low current levels," Journal of Applied Physics, vol. 48, pp. 5135-5140, Dec. 1977.
144. M. Aoki, Y. Sakai, and T. Masuhara, "Low 1/f noise design of Hi-CMOS devices," IEEE Transactions on Electron Devices, vol. ED-29, pp. 296-299, Feb. 1982.
145. H. Mikoshiba, "1/f noise in n-channel, silicon-gate MOS transistors," IEEE Transactions on Electron Devices, vol. ED-29, pp. 965-970, June 1982.
146. G. Reimbold, "Modified 1/f trapping noise theory and experiments in MOS transistors biased from weak to strong inversion - influence of surface states," IEEE Transactions on Electron Devices, vol. ED-31, pp. 1190-1198, Sept. 1984.
147. K. S. Ralls, W. J. Skoepol, L. D. Jackel, R. E. Howard, L. A. Fetter, R. W. Epworth, and D. M. Tennant, "Discrete resistance switching in submicrometer silicon inversion layers: Individual interface traps and low frequency (1/f?) noise," Physical Review Letters, vol. 52, pp. 228-231, Jan. 1984.
148. C. Surya and T. Y. Hsiang, "Theory and experiment on the 1/f" noise in p-channel metal-oxide-semiconductor field-effect transistors at low drain bias," Physical Review B, vol. 33, no. 7, pp. 4898-4905, 1986.
149. Z. Celik-Butler and T. Y. Hsiang, "Spectral dependence of 1/f" noise on gate bias in N-MOSFETS," Solid-State Electronics, vol. 30, pp. 419-423, Apr. 1987.
150. C. Surya and T. Y. Hsiang, "Surface mobility fluctuations in metal-oxide-semiconductor field-effect transistors," Physical Review B, vol. 35, pp. 6343-6347, Apr. 1987.
151. Z. Y. Chang and W. Sansen, "Test structure for evaluation of 1/f noise in CMOS technologies," Proceedings of the 1989 International Conference on Microelectronic Test Structures, pp. 143-146, Mar. 1989.
152. R. Jayaraman and C. G. Sodini, "A 1/f noise technique to extract the oxide trap density near the conduction band edge of silicon," IEEE Transactions on Electron Devices, vol. 36, pp. 1773-1782, Sept. 1989.
153. J. Chang, C. R. Viswanathan, and C. Anagnostopoulos, "Flicker-noise measurements in enhancement mode and depletion mode n-MOS transistors," Proceedings of the 1989 International Symposium on VLSI Technology, pp. 217-221, May 1989.
154. K. K. Hung, P. K. Ko, C. Hu, and Y. C. Cheng, "A unified model for flicker noise in metal-oxidesemiconductor field-effect transistors," IEEE Transactions on Electron Devices, vol. 37, pp. 654-665, Mar. 1990.
155. K. K. Hung, P. K. Ko, C. Hu, and Y. C. Cheng, "Physics-based MOSFET noise model for circuit simulators," IEEE Transactions on Electron Devices, vol. 37, pp. 1323-1333, May 1990.
156. T. L. Meisenheimer and D. M. Fleetwood, "Effect of radiation-induced charge on 1/f noise in MOS devices," IEEE Transactions on Nuclear Science, vol. 37, pp. 1696-1702, Dec. 1990.
157. J. H. Scofield and D. M. Fleetwood, "Physical basis for non-destructive tests of MOS radiation hardness," IEEE Transactions on Nuclear Science, vol. 38, pp. 1567-1577, Dec. 1991.
158. Z. Y. Chang and W. M. C. Sansen, Low-noise, Wide-band Amplifiers in Bipolar and CMOS Technologies, Kluwer Academic, 1991.
159. S. Tedja, H. H. Williams, J. Van der Spiegel, F. M. Newcomer, and R. Van Berg, "Noise spectral density measurements of a radiation hardened CMOS process in the weak and moderate inversion," IEEE Transactions on Nuclear Science, vol. 39, pp. 804-808, Aug. 1992.
160. X. Li and L. K. J. Vandamme, "1/f noise in series resistance of LDD MOSTs," Solid-State Electronics, vol. 35, pp. 1471-1475, Oct. 1992.
161. X. Li and L. K. J. Vandamme, "Explanation of 1/f noise in LDD MOSFETs from the ohmic region to saturation," Solid-State Electronics, vol. 36, pp. 1515-1521, Nov. 1993.
162. J. C. Chang, A. A. Abidi, and C. R. Viswananthan, "Flicker noise in CMOS transistors from subthreshold to strong inversion at various temperatures," IEEE Transactions on Electron Devices, vol. 41, pp. 1965-1971, Nov. 1994.
163. D. M. Fleetwood, T. L. Meisenheimer, and J. H. Scofield, "1/f noise and radiation effects in MOS devices," IEEE Transactions on Electron Devices, vol. 41, pp. 1953-1964, Nov. 1994.
164. J. H. Scofield, N. Borland, and D. M. Fleetwood, "Reconciliation of different gate-voltage dependencies of 1/f noise in n-MOS and p-MOS transistors," IEEE Transactions on Electron Devices, vol. 41, pp. 1953-1964, Nov. 1994.
165. F. N. Hooge, "1/f noise sources," IEEE Transactions on Electron Devices, vol. 41, pp. 1926-1935, Nov. 1994.
166. L. K. J. Vandamme, X. Li, and D. Rigaud, "1/f noise in MOS devices, mobility or number fluctuations?," IEEE Transactions on Electron Devices, vol. 41, pp. 1936-1945, Nov. 1994.
167. F. Faccio, M. Bianchi, M. Fornasari, E. H. M. Heijne, P. Jarron, G. Rossi, G. Borel, and J. Redolfi, "Noise characterization of transistors in a 1.2μm CMOS SOI technology up to a total-dose of 12 Mrad (Si)," IEEE Transactions on Nuclear Science, vol. 41, pp. 2310-2316, Dec. 1994.
168. X. Li, C. Barros, E. P. Vandamme, and L. K. J. Vandamme, "Parameter extraction and 1/f noise in a surface and bulk-type, p-channel LDD MOSFET," Solid-State Electronics, vol. 37, pp. 1853-1862, Nov. 1994.
169. F. Faccio, P. Aspell, E. H. M. Heijne, and P. Jarron, "Analog Performance of SOI MOSFETs up to 25 Mrad (Si)," Third European Conference on Radiation and its Effects on Components and Systems, Arcachon, France, pp. 137-141, Sept. 1995.
170. T. Matsushita, C. Fukunaga, H. Ikeda, and Y. Saitoh, "Total-dose effects of gamma-ray irradiation on SOI-MOS transistors," Nuclear Instruments and Methods in Physics Research Section A, vol. 366, pp. 366-371, Dec. 1995.
171. J. C. Santiard and F. Faccio, "Noise and speed characteristics of test transistors and charge amplifiers designed using a submicron CMOS technology," Nuclear Instruments and Methods in Physics Research Section A, vol. 380, pp. 350-352, Oct. 1996.
172. T. Boutchacha, G. Ghibaudo, G. Guegan, and M. Haond, "Low frequency noise characterization of 0.25μm Si CMOS transistors," Journal of Non-Crystalline Solids, vol. 216, pp. 192-197, Aug. 1997.
173. B. Iniguez, M. Tambani, V. Dessard, and D. Flandre, "Unified 1/f noise SOI MOSFET modeling for circuit simulation," Electronic Letters, vol. 33, pp. 1781-1782, Oct. 1997.
174. T. Boutchacha, G. Ghibaudo, G. Guégan, and T. Skotnicki, "Low frequency noise characterization of 0.18μm Si CMOS transistors," Microelectronics Reliability, vol. 37, pp. 1599-1602, Oct.-Nov. 1997.
175. J. A. Babcock, D. K. Schroder, and Y.-C. Tseng, "Low-frequency noise in nearly-fully-depleted TFSOI MOSFETs," IEEE Electron Device Letters, vol. 19, pp. 40-43, Feb. 1998.
176. C. Jakobson, I. Bloom, and Y. Nemirovsky, "1/f noise in CMOS transistors for analog applications from subthreshold to saturation," Solid-State Electronics, vol. 42, pp. 1807-1817, Oct. 1998.
177. S. Villa, G. De Geronimo, A. Pacelli, A. L. Lacaita, and A. Longoni, "Application of 1/f noise measurements to the characterization of near-interface oxide traps in ULSI n-MOSFETs," Microelectronics Reliability, vol. 38, pp. 1919-1923, Dec. 1998.
178. C. G. Jakobson and Y. Nemirovsky, "1/f noise in ion sensitive field effect transistors from subthreshold to saturation," IEEE Transactions on Electron Devices, vol. 46, pp. 259-261, Jan. 1999.
179. T. Boutchacha, G. Ghilbaudo, and B. Belmekki, "Study of low frequency noise in the 0.18μm silicon CMOS transistors," Proceedings of the IEEE 1999 International Conference on Microelectronic Test Structures, vol. 12, pp. 84-88, Mar. 1999.
180. Z. Celik-Butler and P. Vasina, "Channel length scaling on 1/f noise in 0.18-μm technology MDD n-MOSFETs," Solid-State Electronics, vol. 43, pp. 1695-1701, Sept. 1999.
181. R. Brederlow, W. Weber, D. Schmitt-Landsiedel, and R. Thewes, "Fluctuations of the low frequency noise of MOS transistors and their modeling in analog and RF-circuits," Technical Digest of the 1999 IEEE International Electron Devices Meeting, pp. 159-162, Dec. 1999.
182. S. D'Souza, L. Hwang, M. Matloubian, S. Martin, P. Sherman, A. Joshi, H. Wu, S. Bhattacharya, and P. Kempf, "1/f noise characterization of deep sub-micron, dual thickness, nitrided gate-oxide n- and p- MOSFETs," Technical Digest of the 1999 IEEE International Electron Devices Meeting, pp. 839-841, Dec. 1999.
183. E. Simoen and C. Claeys, "On the flicker noise in submicron silicon MOSFETs," Solid-State Electronics, vol. 43, pp. 865-882, May 1999.
184. J. C. Vildeuil, M. Valenza, and D. Rigaud, "Extraction of the BSIM3 1/f noise parameters in CMOS transistors," Microelectronics Journal, vol. 30, pp. 199-205, Feb. 1999.
185. S. Martin, G. P. Li, H. Guan, and S. D'Souza, "A BSIM3-based flat-band voltage perturbation model for RTS and 1/f noise," IEEE Electron Device Letters, vol. 21, pp. 30-33, Jan. 2000.
186. E. A. M. Klumperink, S. L. J. Gierkink, A. P. van der Wel, and B. Nauta, "Reducing MOSFET 1/f noise and power consumption by switched biasing," IEEE Journal of Solid-State Circuits, vol. 35, pp. 994-1001, July 2000.
187. N. Lukyanchikova, N. Garbar, M. Petrichuk, E. Simoen, and C. Claeys, "Flicker noise in deep submicron nMOS transistors," Solid-State Electronics, vol. 44, pp. 1239-1245, July 2000.
188. E. P. Vandamme and L. K. J. Vandamme, "Critical discussion on unified 1/f noise models for MOSFETs," IEEE Transactions on Electron Devices, vol. 47, pp. 2146-2152, Nov. 2000.
189. D. Xie, M. Cheng, and L. Forbes, "SPICE models for flicker noise in n-MOSFETs from subthreshold to strong inversion," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 19, pp. 1293-1303, Nov. 2000.
190. H. M. Bu, Y. Shi, X. L. Yuan, Y. D. Zheng, S. H. Gu, H. Majima, H. Ishikuro, and T. Hiramoto, "Impact of the device scaling on the low-frequency noise in n-MOSFETs," Materials Science and Processing in Applied Physics A, vol. 71, pp. 133-136, Aug. 2000.
191. M. J. Knitel, P. H. Woerlee, A. J. Scholten, and A. T. A. Zegers-Van Duijnhoven, "Impact of process scaling on 1/f noise in advanced CMOS technologies," Technical Digest of the 2000 IEEE International Electron Devices Meeting, pp. 463-466, Dec. 2000.
192. R. Kolarova, T. Shotnicki, and J. A. Chroboczek, "Low frequency noise in thin gate oxide MOSFETs," Microelectronics Reliability, vol. 41, pp. 579-585, Apr. 2001.
193. Y. Nemirovsky, I. Brouk, and C. Jakobson, "1/f noise in CMOS transistors for analog applications," IEEE Transactions on Electron Devices, vol. 48, pp. 921-927, May 2001.
194. J. Zhou, M. Cheng, and L. Forbes, "SPICE models for flicker noise in p-MOSFETs in the saturation region," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 20, pp. 763-767, June 2001.
195. P. K. Chan, L. S. Ng, L. Siek, and K. T. Lau, "Designing CMOS folded-cascode operational amplifier with flicker noise minimization," Microelectronics Journal, vol. 32, pp. 69-73, Jan. 2001.
196. V. Dessard, B. Iniguez, S. Adriaensen, and D. Flandre, "SOI n-MOSFET low-frequency noise measurements and modeling from room temperature up to 250 C," IEEE Transactions on Electron Devices, vol. 49, pp. 1289-1295, July 2002.
197. M. Manghisoni, L. Ratti, V. Re, and V. Speziali, "Submicron CMOS technologies for low-noise analog front-end circuits," IEEE Transactions on Nuclear Science, vol. 49, pp. 1783-1790, Aug. 2002.
198. N. Lukyanchikova, M. Petrichuk, N. Garbar, E. Simoen, A. Mercha, C. Claeys, H. van Meer, and K. De Meyer, "The 1/f 1.7 noise in submicron SOI MOSFETs with 2.5 nm nitrided gate oxide," IEEE Transactions on Electron Devices, vol. 49, pp. 2367-2370, Dec. 2002.
199. H. D. Xiong, D. M. Fleetwood, B. K. Choi, and A. L. Sternberg, "Temperature dependence and irradiation response of 1/f-Noise in MOSFETs," IEEE Transactions on Nuclear Science, vol. 49, pp. 2718-2723, Dec. 2002.
200. Y. A. Allogo, M. de Murcia, J. C. Vildeuil, M. Valenza, P. Llinares, and D. Cottin, "1/f noise measurements in n-channel MOSFETs processed in 0.25μm technology-extraction of BSIM3v3 noise parameters," Solid-State Electronics, vol. 46, pp. 361-366, July 2002.
201. G. Ghibaudo and T. Boutchacha, "Electrical noise and RTS fluctuations in advanced CMOS devices," Microelectronics Reliability, vol. 42, pp. 573-582, Apr.-May 2002.
202. A. Mercha, E. Simoen, G. Richardson, and C. Claeys, "Inversion layer quantization impact on the interpretation of 1/f noise in deep submicron CMOS transistors," Proceedings of the 32nd European Solid-State Device Research Conference (ESSDERC), pp. 79-82, 2002.
203. A. Arnaud and C. Galup-Montoro, "A compact model for flicker noise in MOS transistors for analog circuit design," IEEE Transactions on Electron Devices, vol. 50, pp. 1815-1818, Aug. 2003.
204. F. Dieudonné, S. Haendler, J. Jomaah, and F. Balestra, "Low frequency noise in 0.12μm partially and fully depleted SOI technology," Microelectronics Reliability, vol. 43, pp. 243-248, Feb. 2003.
205. F. Dieudonné, S. Haendler, J. Jomaah, and F. Balestra, "Shrinking from 0.25 down to 0.12μm SOI CMOS technology node: a contribution to low-frequency noise in partially depleted N-MOSFETs," Solid-State Electronics, vol. 47, pp. 1213-1218, July 2003.
206. H. Wong, "Low-frequency noise study in electron devices: review and update," Microelectronics Reliability, vol. 43, pp. 585-599, Apr. 2003.
207. J. Jomaah and F. Balestra, "Low-frequency noise in advanced CMOS/SOI devices," IEE Proceedings: Circuits, Devices and Systems, vol. 151, pp. 111-117, Apr. 2004.
208. M. Valenza, A. Hoffmann, D. Sodini, A. Laigle, F. Martinez, and D. Rigaud, "Overview of the impact of downscaling technology on 1/f noise in p-MOSFETs to 90 nm," IEE Proceedings: Circuits, Devices and Systems, vol. 151, pp. 102-110, Apr. 2004.
209. K. W. Chew, K. S. Yeo, and S.-F. Chu, "Effect of technology scaling on the 1/f noise of deep submicron PMOS transistors," Solid-State Electronics, vol. 48, pp. 1101-1109, July 2004.
210. M. Marin, Y. A. Allogo, M. de Murcia, P. Llinares, and J. C. Vildeuil, "Low frequency noise characterization in 0.13 m p-MOSFETs. Impact of scaled-down 0.25, 0.18 and 0.13 m technologies on 1/f noise," Microelectronics Reliability, vol. 44, pp. 1077-1085, July 2004.
211. J. W. Wu, C. C. Cheng, K. L. Chiu, J. C. Guo, W. Y. Lien, C. S. Chang, G. W. Huang, and T. Wang, "Pocket implantation effect on drain current flicker noise in analog nMOSFET devices," IEEE Transactions on Electron Devices, vol. 51, pp. 1262-1266, Aug. 2004.
212. A. Arnaud and C. Galup-Montoro, "Consistent noise models for analysis and design of CMOS circuits," IEEE Transactions on Circuits and Systems I, vol. 51, pp. 1909-1915, Oct. 2004.
213. K. W. Chew, K. S. Yeo, and S.-F. Chu, "Impact of technology scaling on the 1/f noise of thin and thick gate oxide deep submicron NMOS transistors," IEE Proceedings: Circuits, Devices and Systems, vol. 151, pp. 415-421, Oct. 2004.
214. D. M. Binkley, C. E. Hopper, J. D. Cressler, M. M. Mojarradi, and B. J. Blalock, "Noise performance of 0.35-μm SOI CMOS devices and micropower preamplifier following 63-MeV, 1-Mrad (Si) proton irradiation," IEEE Transactions on Nuclear Science, vol. 51, pp. 3788-3794, Dec. 2004.
215. C. Claeys, A. Mercha, and E. Simoen, "Low-frequency noise assessment for deep submicrometer CMOS technology nodes," Journal of the Electrochemical Society, vol. 151, no. 5, pp. G307-G318, 2004.
216. F. Martinez, C. Leyris, G. Neau, M. Valenza, A. Hoffmann, J. C. Vildeuil, E. Vincent, F. Boeuf, T. Skotnicki, M. Bidaud, D. Barge, and B. Tavel, "Oxide traps characterization of 45 nm MOS transistors by gate current R.T.S. noise measurements," Microelectronic Engineering, vol. 80, pp. 54-57, June 2005.
217. V. Re, M. Manghisoni, L. Ratti, V. Speziali, and G. Traversi, "Survey of noise performances and scaling effects in deep submicrometer CMOS devices from different foundries," IEEE Transactions on Nuclear Science, vol. 52, pp. 2733-2740, Dec. 2005.
218. T. Contaret, K. Romanjek, T. Boutchacha, G. Ghibaudo, and F. Boeuf, "Low frequency noise characterization and modelling in ultrathin oxide MOSFETs," Solid-State Electronics, vol. 50, pp. 63-68, Jan. 2006.
219. V. Re, M. Manghisoni, L. Ratti, V. Speziali, and G. Traversi, "Total ionizing dose effects on the noise performances of a 0.13μm CMOS technology," IEEE Transactions on Nuclear Science, vol. 53, pp. 1599-1606, June 2006.
220. S. M. Sze, Physics of Semiconductor Devices, John Wiley & Sons, Inc., 1981.
221. D. M. Binkley, J. M. Rochelle, B. K. Swann, L. G. Clonts, and R. N. Goble, "A micropower CMOS, direct-conversion, VLF receiver chip for magnetic-field wireless applications," IEEE Journal of Solid-State Circuits, vol. 33, pp. 344-358, Mar. 1998.
222. R. P. Jindal, "Noise associated with distributed resistance of MOSFET gate structures in integrated circuits," IEEE Transactions on Electron Devices, vol. ED-31, pp. 1501-1509, Oct. 1984.
223. B. Razavi, R.-H. Yan, and K. F. Lee, "Impact of distributed gate resistance on the performance of MOS devices," IEEE Transactions on Circuits and Systems I, vol. 41, pp. 750-754, Nov. 1994.
224. E. F. Tsakas and A. N. Birbas, "Noise associated with interdigitated gate structures in submicron MOSFETs," IEEE Transactions on Electron Devices, vol. 47, pp. 1745-1750, Sept. 2000.
225. R. P. Jindal, "Distributed substrate resistance noise in fine-line NMOS field-effect transistors," IEEE Transactions on Electron Devices, vol. ED-32, pp. 2450-2453, Nov. 1985.
226. L. Deferm, C. Claeys, and G. J. Declerck, "Two- and three-dimensional calculation of substrate resistance," IEEE Transactions on Electron Devices, vol. 35, pp. 339-352, Mar. 1988.
227. S. Tedja, J. van der Spiegel, and H. H. Williams, "Analytical and experimental studies of thermal noise in MOSFETs," IEEE Transactions on Electron Devices, vol. 41, pp. 2069-2075, Nov. 1994.
228. S. V. Kishore, G. Chang, G. Asmanis, C. Hull, and F. Stubbe, "Substrate-induced high-frequency noise in deep sub-micron MOSFETs for RF applications," Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (CICC), pp. 365-368, May 1999.
229. A. van der Ziel and E. R. Chenette, "Noise in solid-state devices," Advanced Electronic Physics, vol. 46, pp. 313-383, 1978.
230. J. P. Jindal, "Noise associated with substrate current in fine-line nMOS field-effect transistors," IEEE Advanced Electronic Physics on Electron Devices, vol. ED-32, pp. 1047-1052, June 1985.
231. G. B. Alers, K. S. Krish, D. Monroe, B. E. Weir, and A. M. Chang, "Tunneling current noise in thin gate oxides," Applied Physics Letters, vol. 69, pp. 2885-2887, Nov. 1996.
232. H. S. Momose et al., "A study of flicker noise in n- and p-MOSFETs with ultrathin gate oxide in the direct-tunneling regime," Technical Digest of the 1998 IEEE International Electron Devices Meeting, pp. 923-926, Dec. 1998.
233. J. Lee and G. Bosman, "Comprehensive noise performance of ultrathin oxide MOSFETs at low frequencies," Solid-State Electronics, vol. 48, pp. 61-71, Jan. 2004.
234. A.-J. Annema, B. Nauta, R. van Langevelde, and H. Tuinhout, "Analog circuits in ultra-deep-submicron CMOS," IEEE Journal of Solid-State Circuits, vol. 40, pp. 132-143, Jan. 2005.
235. J. B. Shyu, G. C. Temes, and K. Yao, "Random errors in MOS capacitors," IEEE Journal of Solid-State Circuits, vol. SC-17, pp. 1070-1076, Dec. 1982.
236. J. B. Shyu, G. C. Temes, and F. Krummenacher, "Random error effects in matched MOS capacitors and current sources," IEEE Journal of Solid-State Circuits, vol. SC-19, pp. 948-955, Dec. 1984.
237. K. R. Lakshmikumar, R. A. Hadaway, and M. A. Copeland, "Characterization and modeling of mismatch in MOS transistors for precision analog design," IEEE Journal of Solid-State Circuits," vol. SC-21, pp. 1057-1066, Dec. 1986.
238. T.-W. Pan and A. A. Abidi, "A 50-dB variable gain amplifier using parasitic bipolar transistors in CMOS," IEEE Journal of Solid-State Circuits, vol. 24, pp. 951-961, Aug. 1989.
239. M. Pelgrom, A. Duinmaijer, and A Welbers, "Matching properties of MOS transistors," IEEE Journal of Solid-State Circuits, vol. 24, pp. 1433-1440, Oct. 1989.
240. C. Michael and M. Ismail, "Statistical modeling of device mismatch for analog MOS integrated circuits," IEEE Journal of Solid-State Circuits, vol. 27, pp. 154-166, Feb. 1992.
241. Z. Wong, "Automatic VT extractors based on an n×n2 MOS transistor array and their application," IEEE Journal of Solid-State Circuits, vol. 27, pp. 1277-1285, Sept. 1992.
242. F. Forti and M. E. Wright, "Measurement of MOS current mismatch in the weak inversion region," IEEE Journal of Solid-State Circuits, vol. 29, pp. 138-142, Feb. 1994.
243. M. Steyaert, J. Bastos, R. Roovers, P. Kinget, W. Sansen, B. Graindourze, A. Pergoot, and E. Janssens, "Threshold voltage mismatch in short-channel MOS transistors," Electronics Letters, vol. 30, pp. 1546-1548, Sept. 1994.
244. T. Mizuno, J. Okamura, and A. Toriumi, "Experimental study of threshold voltage fluctuation due to statistical variation of channel dopant number in MOSFETs," IEEE Transactions on Electron Devices, vol. 41, pp. 2216-2221, Nov. 1994.
245. J. Bastos, M. Steyaert, R. Roovers, P. Kinget, W. Sansen, B. Graindourze, A. Pergoot, and E. Janssens, "Mismatch characterization of small size MOS transistors," Proceedings of the 1995 IEEE International Conference on Microelectronic Test Structures, vol. 8, pp. 271-276, Mar. 1995.
246. M.-J. Chen, J.-S. Ho, and T.-H. Huang, "Dependence on current match on back-gate bias in weakly inverted MOS transistors and its modeling," IEEE Journal of Solid-State Circuits, vol. 31, pp. 259-262, Feb. 1996.
247. J. Bastos, M. Steyaert, B. Graindourze, and W. Sansen, "Matching of MOS transistors with different layout styles," Proceedings of the 1996 IEEE International Conference on Microelectronic Test Structures, vol. 9, pp. 17-18, Mar. 1996.
248. H. Elzinga, "On the impact of spatial parametric variations on MOS transistor mismatch," Proceedings of the 1996 IEEE International Conference on Microelectronic Test Structures, vol. 9, pp. 173-177, Mar. 1996.
249. S. J. Lovett, R. Clancy, M. Welten, A. Mathewson, and B. Mason, "Characterizing the mismatch of submicron MOS transistors," Proceedings of the 1996 IEEE International Conference on Microelectronic Test Structures, vol. 9, pp. 39-42, Mar. 1996.
250. M.-J. Chen, J.-S. Ho, and D.-Y. Chang, "Optimizing the match in weakly inverted MOSFETs by gated lateral bipolar action," IEEE Transactions on Electron Devices, vol. 43, pp. 766-773, May 1996.
251. O. Buisson and G. Morin, "MOSFET matching in deep submicron technology," Proceedings of the 26th European Solid State Device Research Conference (ESSDERC), pp. 731-734, 1996.
252. H. Tuinhout, M. Pelgrom, R. Penning de Vries, and M. Vertregt, "Effects of metal coverage on MOSFET matching," Technical Digest of the 1996 IEEE International Electron Devices Meeting, pp. 735-738, Dec. 1996.
253. J. Bostos, M. Steyaert, A. Pergoot, and W. Sansen, "Mismatch characterization of submicron MOS transistors," Analog Integrated Circuits and Signal Processing, vol. 12, pp. 95-106, Feb. 1997.
254. J. Bostos, M. Steyaert, A. Pergoot, and W. Sansen, "Influence of die attachment on MOS transistor matching," IEEE Transactions on Semiconductor Manufacturing, vol. 10, pp. 209-218, May 1997.
255. S.-C. Wong, K.-H. Pan, and D. J. Ma, "A CMOS mismatch model and scaling effects," IEEE Electron Device Letters, vol. 18, pp. 261-263, June 1997.
256. B. M. Tenbroek, M. S. L. Lee, W. Redman-White, C. F. Edwards, M. J. Uren, and R. J. T. Bunyan, "Drain current mismatch in SOI CMOS current mirrors and D/A converters due to localised internal and coupled heating," Proceedings of the 1997 European Solid-State Circuits Conference (ESSCIRC), pp. 276-278, 1997.
257. H. Tuinhout, A. Montree, J. Schmitz, and P. Stolk, "Effects of gate depletion and boron penetration on matching of deep submicron CMOS transistors," Technical Digest of the 1997 IEEE International Electron Devices Meeting, pp. 631-634, Dec. 1997.
258. J. T. Horstmann, U. Hilleringmann, and K. F. Goser, "Matching analysis of deposition defined 50-nm MOSFETs," IEEE Transactions on Electron Devices, vol. 45, pp. 299-306, Jan. 1998.
259. S. J. Lovett, M. Welten, A. Mathewson, and B. Mason, "Optimizing MOS transistor mismatch," IEEE Journal of Solid-State Circuits, vol. 33, pp. 147-150, Jan. 1998.
260. P. Stolk, F. Widdershoven, and D. Klaassen, "Modeling statistical dopant fluctuations in MOS transistors," IEEE Transactions on Electron Devices, vol. 45, pp. 1960-1971, Sept. 1998.
261. C. G. Linnenbank et al., "What do matching results of medium area MOSFETs reveal for large area devices in typical analog applications?" Proceedings of the 1998 European Solid-State Device Research Conference (ESSDERC), pp. 104-107, Sept. 1998.
262. M. Pelgrom, H. Tuinhout, and M. Vertregt, "Transistor matching in analog CMOS applications," Technical Digest of the 1998 IEEE International Electron Devices Meeting, pp. 915-918, Dec. 1998.
263. J. Bastos, "Characterization of MOS transistor mismatch for analog design," PhD thesis, Katholieke Universiteit, Leuven, 1998.
264. A. Van den Bosch, M. Steyaert, and W. Sansen, "A high density matched hexagonal transistor structure in standard CMOS technology for high speed applications," Proceedings of the IEEE 1999 International Conference on Microelectronic Test Structures, pp. 212-215, Mar. 1999.
265. H. Thibieroz and A. Duvallet, "Mismatch characterization and modelization in deep submicron CMOS transistors," Proceedings of the SPIE Conference on Microelectronic Technology III, vol. 3881, pp. 121-128, Sept. 1999.
266. T. Serrano-Gotarredona and B. Linares-Barranco, "A new five-parameter MOS transistor mismatch model," IEEE Electron Device Letters, vol. 21, pp. 37-39, Jan. 2000.
267. U. Schaper, C. Linnenbank, U. Kollmer, H. Mulatz, T. Mensing, R. Schmidt, R. Tilgner, and R. Thewes, "Evaluation of the impact on mechanical stress on CMOS device mismatch," Proceedings of the 2001 IEEE International Conference on Microelectronic Test Structures, vol. 14, pp. 311-317, Mar. 2001.
268. T.-H. Yeh, J. Lin, S.-C. Wong, H. Huang, and J. Sun, "Mismatch characterization of 1.8V and 3.3V devices in 0.18μm mixed-signal CMOS technology," Proceedings of the 2001 IEEE International Conference on Microelectronic Test Structures, vol. 14, pp. 77-82, Mar. 2001.
269. H. P. Tuinhout, J. H. Klootwijk, W. C. Goeke, and L. K. Stauffer, "Impact of transistor noise on high precision parametric matching measurements," Proceedings of the 2001 IEEE International Conference on Microelectronic Test Structures, vol. 14, pp. 201-206, Mar. 2001.
270. Q. Zhang, J. J. Liou, J. R. McMacken, J. Thomson, and P. Layman, "SPICE modeling and quick estimation of MOSFET mismatch based on BSIM3 model and parametric tests," IEEE Journal of Solid-State Circuits, vol. 36, pp. 1592-1595, Oct. 2001.
271. U. Schaper, C. Linnenbank, and R. Thewes, "Precise characterization of long-distance mismatch of CMOS devices," IEEE Transactions on Semiconductor Manufacturing, vol. 14, pp. 311-317, Nov. 2001.
272. C. Paulus, R. Brederlow, U. Kleine, and R. Thewes, "An efficient and precise design method to optimize device areas in mismatch and flicker noise sensistive analog circuits," Proceedings of the 2001 IEEE International Conference on Electronics, Circuits, and Systems (ICECS), vol. 1, pp. 107-111, Sept. 2001.
273. J. A. Croon, H. P. Tuinhout, R. Difrenza, J. Knol, A. J. Moonen, S. Decoutere, H. E. Maes, and W. Sansen, "A comparison of extraction techniques for threshold voltage mismatch," Proceedings of the 2002 IEEE International Conference on Microelectronic Test Structures, vol. 15, pp. 235-240, April 2002.
274. R. Difrenza, P. Llinares, S. Taupin, R. Palla, C. Garnier, and G. Ghibaudo, "Comparison between matching parameters and fluctuations at the wafer level," Proceedings of the 2002 IEEE International Conference on Microelectronic Test Structures, vol. 15, pp. 241-246, Apr. 2002.
275. S. B. Yeo, J. Bordelon, S. Chu, M. F. Li, B. A. Tranchina, M. Harward, L. H. Chan, and A. See, "A robust and production worthy addressable array architecture for deep sub-micron MOSFETs matching characterization," Proceedings of the 2002 IEEE International Conference on Microelectronic Test Structures, vol. 15, pp. 229-234, Apr. 2002.
276. K. Uyttenhove, and M. Steyaert, "Speed-power-accuracy tradeoff in high-speed CMOS ADCs," IEEE Transactions on Circuits and Systems II, vol. 49, pp. 280-287, Apr. 2002.
277. P. Martin, M. Bucher, and C. Enz, "MOSFET modeling and parameter extraction for low temperature analog circuit design," 5th European Workshop on Low Temperature Electronics (WOLTE-5), June 2002, in Journal de Physique IV: JP, vol. 12, no. 3, pp. Pr3/51-Pr3/56, May 2002.
278. J. A. Croon, M. Rosmeulen, S. Decoutere, W. Sansen, and H. E. Maes, "An easy-to-use mismatch model for the MOS transistor," IEEE Journal of Solid-State Circuits, vol. 37, pp. 1056-1063, Aug. Dec. 2002.
279. J. A. Croon, G. Storms, S. Winkelmeier, I. Pollentier, M. Ercken, S. Decoutere, W. Sansen, and H. E. Maes, "Line edge roughness: characterization, modeling and impact on device behavior," Technical Digest of the 2002 IEEE International Electron Devices Meeting, pp. 307-310, Dec. 2002.
280. P. G. Drennan and C. C. McAndrew, "Understanding MOSFET mismatch for analog design," IEEE Journal of Solid-State Circuits, vol. 38, pp. 450-456, Mar. 2003.
281. R. Difrenza, J. C. Vildeuil, P. Llinares, and G. Ghibaudo, "Impact of grain number fluctuations in the MOS transistor gate on matching performance," Proceedings of the 2003 IEEE International Conference on Microelectronic Test Structures, vol. 16, pp. 244-249, Mar. 2003.
282. M. Quarantelli, S. Saxena, N. Dragone, J. A. Babcock, C. Hess, S. Minehane, S. Winters, J. Chen, H. Karbasi, and C. Guardiani, "Characterization of modeling of MOSFET mismatch of a deep submicron technology," Proceedings of the 2003 IEEE International Conference on Microelectronic Test Structures, vol. 16, pp. 238-243, Mar. 2003.
283. R. Difrenza, P. Llinares, and G. Ghibaudo, "The impact of short channel and quantum effects on the MOS transistor mismatch," Solid-State Electronics, vol. 47, pp. 1161-1165, July 2003.
284. R. Difrenza, P. Llinares, and G. Ghibaudo, "A new model for the current factor mismatch in the MOS transistor," Solid-State Electronics, vol. 47, pp. 1167-1171, July 2003.
285. H. Yang, V. Macary, J. L. Huber, W.-G. Min, B. Baird, and J. Zuo, "Current mismatch due to local dopant fluctuations in MOSFET channel," IEEE Transactions on Electron Devices, vol. 50, pp. 2248-2254, Nov. 2003.
286. J. P. de Gyvez and H. P Tuinhout, "Threshold voltage matching and intra-die leakage current in digital CMOS circuits," IEEE Journal of Solid-State Circuits, vol. 39, pp. 157-168, Jan. 2004.
287. K. Rochereau, R. Difrenza, J. McGinley, O. Noblanc, C. Julien, S. Parihar, and P. Llinares, "Impact of pocket implant on MOSFET mismatch for advanced CMOS technology," Proceedings of the 2004 International Conference on Microelectronic Test Structures, pp. 123-126, Mar. 2004.
288. J. A. Croon, S. Decoutere, W. Sansen, and H. E. Maes, "Physical modeling and prediction of the matching properties of MOSFETs," Proceedings of the 34th European Solid-State Device Research Conference (ESSDERC), pp. 193-196, Sept. 2004.
289. J. Fukumoto, T. Das, K. Paradis, J. Burleson, J. E. Moon, and P. R. Mukund, "Impact of asymmetric metal coverage on high performance MOSFET mismatch," Solid-State Electronics, vol. 48, pp. 1767-1770, Oct.-Nov. 2004.
290. C. Galup-Montoro, M. C. Schneider, H. Klimach, and A. Arnaud, "A compact model of MOSFET mismatch for circuit design," IEEE Journal of Solid-State Circuits, vol. 40, pp. 1649-1657, Aug. 2005.
291. A. R. Hastings, The Art of Analog Layout, Prentice Hall, 2001.
292. P. Kinget, "Device mismatch and tradeoffs in the design of analog circuits," IEEE Journal of Solid-State Circuits, vol. 40, pp. 1212-1224, June 2005.
293. P. Kinget and M. Steyaert, "Impact of transistor mismatch on the speed-accuracy-power trade-off of analog CMOS circuits," Proceedings of the IEEE 1996 Custom Integrated Circuits Conference (CICC), pp. 333-336, May 1996.
294. M. Steyaert, V. Peluso, J. Bastos, P. Kinget, and W. Sansen, "Custom analog low power design: the problem of low voltage and mismatch," Proceedings of the IEEE 1997 Custom Integrated Circuits Conference (CICC), pp. 285-292, May 1997.
295. M. P. Flynn, S. Park, and C. C. Lee, "Achieving analog accuracy in nanometer CMOS," International Journal of High Speed Electronics and Systems, vol. 15, pp. 255-275, June 2005.
296. R. Thewes, C. Linnenbank, U. Kollmer, S. Burges, U. Schaper, R. Brederlow, and W. Weber, "Mismatch of MOSFET small signal parameters under analog operation," IEEE Electron Device Letters, vol. 21, pp. 552-553, Dec. 2000.
297. E. Bruun, "Analytical expressions for harmonic distortion at low frequencies due to device mismatch in CMOS current mirrors," IEEE Transactions on Circuits and Systems II, vol. 46, pp. 937-941, July 1999.
298. S. Laursen, "High frequency MOS transistor matching measurements for the determination of mixer port crosstalk," Proceedings of the 2001 IEEE International Conference on Microelectronic Test Structures, vol. 14, pp. 11-14, Mar. 2001.
299. H. S. Momose, M. Ono, T. Yoshitomi, T. Ohguro, S. Nakamura, M. Saito, and H. Iwai, "1.5 nm direct-tunneling gate oxide Si MOSFETs," IEEE Transactions on Electron Devices, vol. 43, pp. 1233-1242, Aug. 1996.
300. R. van Langevelde, A. J. Scholten, R. Duffy, F. N. Cubaynes, M. J. Knitel, and D. B. M. Klaasseen, "Gate current: modeling, ΔL extraction, and impact on RF performance," Technical Digest of the 2001 IEEE International Electron Devices Meeting, pp. 289-292, Dec. 2001.
301. K. Roy, S. Mukhopadhyay, and H. Mahmoodi-Meimand, "Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits," Proceedings of the IEEE, vol. 91, pp. 305-327, Feb. 2003.
302. Y.-C. Yeo, T.-J. King, and C. Hu, "MOSFET gate leakage modeling and selection guide for alternative gate dielectrics based on leakage considerations," IEEE Transactions on Electron Devices, vol. 50, pp. 1027-1035, Apr. 2003.
303. D. Lee, D. Blaauw, and D. Sylvester, "Gate oxide leakage current analysis and reduction for VLSI circuits," IEEE Transactions on Very Large Scale Integration Systems, vol. 12, pp. 155-166, Feb. 2004.
304. B. Linares-Barranco and T. Serrano-Gotarredona, "On the design and characterization of femtoampere current-mode circuits," IEEE Journal of Solid-State Circuits, vol. 38, pp. 1353-1363, Aug. 2003.
305. D. J. Frank, R. H. Dennard, E. Nowak, P. M. Solomon, Y. Taur, and H.-S. P. Wong, "Device scaling limits of Si MOSFETs and their application dependencies," Proceedings of the IEEE, vol. 89, pp. 259-288, Mar. 2001.
306. M. O'Halloran and R. Sarpeshkar, "A 10-nW 12-bit accurate analog storage cell with 10-aA leakage," IEEE Journal of Solid-State Circuits, vol. 39, pp. 1985-1996, Nov. 2004.
307. E. A. Vittoz, "Micropower techniques," in Design of MOS VLSI Circuits for Telecommunications, ed. J. Franca and Y. Tsividis, Prentice Hall, 1994.
308. D. M. Binkley, "MOSFET modeling and circuit design: a methodology for transistor level analog CMOS design," Conference tutorial with D. Foty, "MOSFET modeling and circuit design: re-establishing a lost connection," 37th Annual Design Automation Conference (DAC), Los Angeles, June 2000.
309. D. M. Binkley, "A methodology for analog CMOS design based on the EKV MOS model," 2000 Fabless Semiconductor Association Design Modeling Workshop: SPICE Modeling, Santa Clara, Oct. 2000.
310. D. M. Binkley, "A methodology for analog CMOS design based on the EKV MOS model," Conference tutorial with D. Foty, "Re-connecting MOS modeling and circuit design: new methods for design quality," 2001 IEEE 2nd International Symposium on Quality Electronic Design (ISQED), San Jose, Mar. 2001.
311. D. M. Binkley, "A methodology for analog CMOS design based on the EKV MOS model," Conference tutorial with D. Foty, "MOS modeling as a basis for design methodologies: new techniques for next-generation analog circuit design," 2001 15th European Conference on Circuit Theory and Design (ECCTD), Helsinki, Aug. 2001.
312. D. M. Binkley, "A methodology for analog CMOS design based on the EKV MOS model," Conference tutorial with D. Foty, "MOS modeling as a basis for design methodologies: new techniques for modern analog design," 2002 IEEE International Symposium on Circuits and Systems (ISCAS), Scottsdale, May 2002.
313. D. M. Binkley, C. E. Hopper, S. D. Tucker, B. C. Moss, J. M. Rochelle, and D. P. Foty, "A CAD methodology for optimizing transistor current and sizing in analog CMOS design," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 22, pp. 225-237, Feb. 2003.
314. D. M. Binkley, M. Bucher, and D. Kazazis, "Modern analog CMOS design from weak through strong inversion," Proceedings of the European Conference on Circuit Theory and Design (ECCTD), pp. I-8-I-13, Krakow, Aug. 2003.
315. D. M. Binkley, B. J. Blalock, and J. M. Rochelle, "Optimizing drain current, inversion level, and channel length in analog CMOS design," Journal of Analog Integrated Circuits and Signal Processing, vol. 47, pp. 137-163, May 2006.
316. C. Toumazou, G. Moschytz, and B. Gilbert, eds, Trade-Offs in Analog Circuit Design: The Designer's Companion, Kluwer Academic, 2002.
317. Y. Tsividis, "Moderate inversion in MOS devices," Solid-State Electronics, vol. 25, pp. 1099-1104, Nov. 1982.
318. A. Shameli and P. Heydari, "A novel power optimization technique for ultra-low power RFICs," Proceedings of the 2006 International Symposium on Low Power Electronic Design (ISLPED), pp. 274-279, Oct. 2006.
319. P. Kinget and M. Steyaert, "Impact of transistor mismatch on the speed-accuracy-power trade-off of analog CMOS circuits," Proceedings of the IEEE 1996 Custom Integrated Circuits Conference (CICC), pp. 333-336, May 1996.
320. P. Kinget, "Device mismatch and tradeoffs in the design of analog circuits," IEEE Journal of Solid-State Circuits, vol. 40, pp. 1212-1224, June 2005.
321. M. Pelgrom, H. Tuinhout, and M. Vertregt, "Transistor matching in analog CMOS applications," Technical Digest of the 1998 IEEE International Electron Devices Meeting (IEDM), pp. 915-918, Dec. 1998.
322. A.-J. Annema, B. Nauta, R. van Langevelde, and H. Tuinhout, "Analog circuits in ultra-deep-submicron CMOS," IEEE Journal of Solid-State Circuits, vol. 40, pp. 132-143, Jan. 2005.
323. D. M. Binkley, B. J. Blalock, and J. M. Rochelle, "Optimizing drain current, inversion level, and channel length in analog CMOS design," Analog Integrated Circuits and Signal Processing, vol. 47, pp. 137-163, May 2006.
324. D. M. Binkley, "Tradeoffs and optimization in analog CMOS design," Proceedings of the 14th International Conference Mixed Design of Integrated Circuits and Systems (MIXDES), pp. 47-60, Ciechocinek, Poland, June 2007.
325. D. M. Binkley, "Tradeoffs and optimization in analog CMOS design," Conference tutorial with H. Graeb, G. G. E. Gielen, and J. Roychowdhury, "From Transistor to PLL - Analog Design and EDA Methods," 2008 Design, Automation, and Test in Europe Conference (DATE), Munich, March, 2008.
326. University of California at Berkeley BSIM3 and BSIM4 MOS models, available on-line at http://wwwdevice.eecs.Berkeley.edu/bsim3.
327. E. Vittoz, "MOS transistors operated in the lateral bipolar mode and their application in CMOS," IEEE Journal of Solid-State Circuits, vol. SC-18, pp. 273-279, June 1983.
328. T. W. Pan and A. A. Abidi, "50-dB variable gain amplifier using parasitic bipolar transistors in CMOS," IEEE Journal of Solid-State Circuits, vol. 24, pp. 951-961, Aug. 1989.
329. R. Gomez and A. A. Abidi, "A 50-MHz CMOS variable gain amplifier for magnetic data storage systems," IEEE Journal of Solid-State Circuits, vol. 27, pp. 935-939, June 1992.
330. J. Hauptmann, F. Dielacher, R. Steiner, C. C. Enz, and F. Krummenacher, "A low-noise amplifier with automatic gain control and anticlipping control in CMOS technology," IEEE Journal of Solid-State Circuits, vol. 27, pp. 974-981, July 1992.
331. B. Stefanelli, J.-P. Bardyn, A. Kaiser, and D. Billet, "A very low-noise CMOS preamplifier for capacitive sensors," IEEE Journal of Solid-State Circuits, vol. 28, pp. 971-978, Sept. 1993.
332. W. T. Holman and J. A. Connelly, "A compact low noise operational amplifier for a 1.2m digital CMOS technology," IEEE Journal of Solid-State Circuits, vol. 30, pp. 710-714, June 1995.
333. D. M. Binkley, J. M. Rochelle, B. K. Swann, L. G. Clonts, and R. N. Goble, "A micropower CMOS, directconversion, VLF receiver chip for magnetic-field wireless applications," IEEE Journal of Solid-State Circuits, vol. 33, pp. 344-358, Mar. 1998.
334. M. S. J. Steyaert, W. M. C. Sansen, and C. Zhongyuan, "A micropower low-noise monolithic instrumentation amplifier for medical purposes," IEEE Journal of Solid-State Circuits, vol. SC-22, pp. 1163-1168, Dec. 1987.
335. Y. Tsividis, Mixed Analog-Digital VLSI Devices and Technology: An Introduction, McGraw-Hill, 1996.
336. J. H. Nielsen and E. Bruun, "A CMOS low-noise instrumentation amplifier using chopper modulation," Analog Integrated Circuits and Signal Processing, vol. 42, pp. 65-76, Jan. 2005.
337. E. Raisanen-Routsalainen, K. Lasanen, and J. Kostamovaara, "A 1.2V micropower CMOS op amp with floating-gate input transistors," Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems, pp. 794-797, Aug. 2000.
338. J. H. Nielsen and T. Lehmann, "An implantable CMOS amplifier for nerve signals," Analog Integrated Circuits and Signal Processing, vol. 36, pp. 153-164, July 2003.
339. H. J. Weller, D. Setiadi, and T. D. Binnie, "Low-noise charge sensitive readout for pyroelectric sensor arrays using PVDF thin film," Sensors and Actuators, vol. 85, pp. 267-274, Aug. 2000.
340. L. Lentola, A. Mozzi, A. Neviani, and A. Baschirotto, "A 1-μA front end for pacemaker atrial sensing channels with early sensing capability," IEEE Transactions on Circuits and Systems II, vol. 50, pp. 397-403, Aug. 2003.
341. P. Mohseni and K. Najafi, "A fully integrated neural recording amplifier with DC input stabilization," IEEE Transactions on Biomedical Engineering, vol. 51, pp. 832-837, May 2004.
342. R. R. Harrison and C. Charles, "A low-power low-noise CMOS amplifier for neural recording applications," IEEE Journal of Solid-State Circuits, vol. 38, pp. 958-965, June 2003.
343. T. Horiuchi, T. Swindell, D. Sander, and P. Abshire, "A low-power CMOS neural amplifier with amplitude measurements for spike sorting," Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), vol. 4, pp. 29-32, May 2004.
344. W. R. Patterson, Y.-K. Song, C. W. Bull, I. Ozden, A. P. Deangellis, C. Lay, J. L. McKay, A. V. Nurmikko, J. D. Donoghue, and B. W. Connors, "A microelectrode/microelectronic hybrid device for brain implantable neuroprosthesis applications," IEEE Transactions on Biomedical Engineering, vol. 51, pp. 1845-1853, Oct. 2004.
345. D. T. Kewley, M. D. Hills, D. A. Borkholder, I. E. Opris, N. I. Maluf, C. W. Storment, J. M. Bower, and G. T. A. Kovacs, "Plasma etched neural probes," Sensors and Activators, vol. 58, pp. 27-35, Jan. 1997.
346. R. H. Olsson, D. L. Buhl, A. M. Sirota, G. Buzsaki, and K. D. Wise, "Band-tunable and multiplexed integrated circuits for simultaneous recording and stimulation with microelectrode arrays," IEEE Transactions on Biomedical Engineering, vol. 52, pp. 1303-1311, July 2005.
347. K. Najafi and K. D. Wise, "An implantable multielectrode array with on-chip signal processing," IEEE Journal of Solid-State Circuits, vol. SC-21, pp. 1035-1044, Dec. 1986.
348. M. Mojarradi, D. M. Binkley, B. J. Blalock, R. Andersen, N. Ulshoefer, T. Johnson, and L. Del Castillo, "A miniaturized, neuroprosthesis suitable for implantation into the brain," IEEE Transactions on Neural Systems and Rehabilitation Engineering, vol. 11, pp. 38-42, Mar. 2003.
349. G. Torelli, E. Chioffi, and F. Maloberti, "A CMOS micropower input amplifier for hearing aids," Microelectronics Journal, vol. 27, pp. 477-484, Sept. 1996.
350. D. M. Binkley, D. H. Ihme, B. J. Blalock, and M. M. Mojarradi, "Micropower, 0.35-μm partially depleted SOI CMOS preamplifiers having low white and flicker noise," 2003 IEEE International SOI Conference, Newport Beach, California, pp. 85-86, Sept. 2003.
351. D. M. Binkley, C. E. Hopper, B. J. Blalock, M. M. Mojarradi, J. D. Cressler, and L. K. Yong, "Noise performance of 0.35-μm SOI CMOS devices and micropower preamplifier from 77-400 K," 2004 IEEE Aerospace Conference, Big Sky, Montana, pp. 2495-2506, Mar. 2004.
352. D. M. Binkley, C. E. Hopper, J. D. Cressler, M. M. Mojarradi, and B. J. Blalock, "Noise performance of 0.35-μm SOI CMOS devices and micropower preamplifier following 63-MeV, 1-Mrad (Si) proton irradiation," IEEE Transactions on Nuclear Science, vol. 51, pp. 3788-3794, Dec. 2004.
353. D. M. Binkley, M. E. Casey, B. S. Puckett, R. Lecomte, and A. Saoudi, "A power efficient, low noise, wideband, integrated CMOS preamplifier for LSO/APD PET systems," IEEE Transactions on Nuclear Science, vol. 47, pp. 810-817, June 2000.
354. D. M. Binkley, "MOSFET modeling and circuit design: a methodology for transistor level analog CMOS design," Conference tutorial with D. Foty, "MOSFET modeling and circuit design: re-establishing a lost connection," 37th Annual Design Automation Conference (DAC), Los Angeles, June 2000.
355. D. M. Binkley, "A methodology for analog CMOS design based on the EKV MOS model," Conference tutorial with D. Foty, "MOS modeling as a basis for design methodologies: new techniques for modern analog design," 2002 IEEE International Symposium on Circuits and Systems (ISCAS), Scottsdale, May 2002.
356. D. M. Binkley, M. Bucher, and D. Kazazis, "Modern analog CMOS design from weak through strong inversion," Proceedings of the European Conference on Circuit Theory and Design (ECCTD) 2003, Krakow, pp. I-8-I-13, Aug. 2003.
357. D. M. Binkley, C. E. Hopper, S. D. Tucker, B. C. Moss, J. M. Rochelle, and D. P. Foty, "A CAD methodology for optimizing transistor current and sizing in analog CMOS design," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 22, pp. 225-237, Feb. 2003.
358. D. M. Binkley, B. J. Blalock, and J. M. Rochelle, "Optimizing drain current, inversion level, and channel length in analog CMOS design," Analog Integrated Circuits and Signal Processing, vol. 47, pp. 137-163, May 2006.
359. D. M. Binkley, "Tradeoffs and optimization in analog CMOS design," Proceedings of the 14thInternational Conference Mixed Design of Integrated Circuits and Systems (MIXDES), pp. 47-60, Ciechocinek, Poland, June 2007.
360. D. M. Binkley, "Tradeoffs and optimization in analog CMOS design," Conference tutorial with H. Graeb, G. G. E. Gielen, and J. Roychowdhury, "From transistor to PLL - Analog design and EDA methods," 2008 Design, Automation, and Test in Europe Conference (DATE), Munich, Mar. 2008.
361. University of California at Berkeley BSIM3 and BSIM4 MOS models, available on-line at http://wwwdevice.eecs.Berkeley.edu/bsim3.
362. O. Shchekin, R. Wenz, R. Rotzoll, M. Grigas, J. Barad, K. Dimmler, and A. Dodabalapur, "Pentacene organic field-effect transistors for flexible electronics," Proceedings of SPIE - The International Society for Optical Engineering, vol. 5522, Organic Field-Effect Transistors III, pp. 17-21, Denver, Aug. 2004.
363. D. M. Binkley, N. Verma, R. L. Crawford, E. Brandon, and T. N. Jackson, "Design of an auto-zeroed, differential, organic thin-film field-effect transistor amplifier for sensor applications," Proceedings of SPIE - The International Society for Optical Engineering, vol. 5522, Organic Field-Effect Transistors III, pp. 41-52, Denver, Aug. 2004.
364. E. Calvetti, L. Colalongo, and Zs. M. Kovacs-Vajna, "Organic thin film transistors: a DC/dynamic analytical model," Solid-State Electronics, vol. 49, pp. 567-577, Apr. 2005.
365. A. Sazonov, D. Striakhilev, C.-H. Lee, and A. Nathan, "Low-temperature materials and thin-film transistors for flexible electronics," Proceedings of the IEEE, vol. 93, pp. 1420-1428, Aug. 2005.
366. E. Calvetti, A. Savio, Zs. M. Kovacs-Vajna, and L. Colalongo, "Analytical model for organic thin-film transistors operating in the subthreshold region," Applied Physics Letters, vol. 87, no. 22, pp.223506-1-3, 2005.
367. C. Rolin, S. Steudel, K. Myny, D. Cheyns, S. Verlaak, J. Genoe, and P. Heremans, "Pentacene devices and logic gates fabricated by organic vapor phase deposition," Applied Physics Letters, vol. 89, no. 20, pp. 203502-1-3, 2006.
368. J. G. Park, R. Vasic, J. S. Brooks, and J. E. Anthony, "Characterization of functionalized pentacene field-effect transistors and its logic gate application," Journal of Applied Physics, vol. 100, no. 4, pp. 044511-1-6, 2006.
369. D. Oberhoff, K. P. Pernstich, D. J. Gundlach, and B. Batlogg, "Arbitrary density of states in an organic thin-film field-effect transistor model and application to pentacene devices," IEEE Transactions on Electron Devices, vol. 54, pp. 17-25, Jan. 2007.
370. B. Iniguez, R. Picos, M. Estrada, A. Cerdeira, T. A. Ytterdal, W. Jackson, A. Koudymov, D. Veksler, and M. S. Shur, "Modelling of thin film transistors for circuit simulation," Proceedings of the 14thInternational Conference on Mixed Design of Integrated Circuits and Systems (MIXDES), Ciechocinek, Poland, pp. 35-40, June 2007.
371. P. Avouris, J. Appenzeller, R. Martel, and S. J. Wind, "Carbon nanotube electronics," Proceedings of the IEEE, vol. 91, pp. 1772-1784, Nov. 2003.
372. J.-M. Bethoux, H. Happy, A. Siligaris, G. Dambrine, J. Borghetti, V. Derycke, and J.-P. Bourgoin, "Active properties of carbon nanotube field-effect transistors deduced from s parameters measurements," IEEE Transactions on Nanotechnology, vol. 5, pp. 335-342, July 2006.
373. A. Raychowdhury, A. Keshavarzi, J. Kurtin, V. De, and K. Roy, "Carbon nanotube field-effect transistors for high-performance digital circuits - DC analysis and modeling toward optimum transistor structure," IEEE Transactions on Electron Devices, vol. 53, pp. 2711-1717, Nov. 2006.
374. L. Latessa, A. Pecchia, and A. Di Carlo, "DFT modeling of bulk-modulated carbon nanotube field-effect transistors," IEEE Transactions on Nanotechnology, vol. 6, pp. 13-21, Jan. 2007.
375. A. Hazeghi, T. Krishnamohan, and H.-S. Phillip Wong, "Schottky-barrier carbon nanotube field-effect transistor modeling," IEEE Transactions on Electron Devices, vol. 54, pp. 439-445, Mar. 2007.