Charge-Based MOS Transistor Modeling: The EKV model for low-power and RF IC design

Charge-Based MOS Transistor Modeling: The EKV model for low-power and RF IC design

Volumn , Issue , 2006, Pages 1-303

  Enz, Christian C ^a   Vittoz, Eric A ^a  

^a NONE

Author keywords

[No Author keywords available]

Indexed keywords

EID: 84889477989     PISSN: None     EISSN: None     Source Type: Book    
DOI: 10.1002/0470855460     Document Type: Book

References (156)

1. Y. Tsividis, Operation and Modeling of the MOS Transistor, 2nd ed. New York: Mc-Graw-Hill, 1999.
2. M. Forrer, R. L. Coultre, A. Beyner, and H. Oguey, L'aventure de la montreà quartz. CH-2000 Neucĥatel, Switzerland: Centredoc, 2002 (in French).
3. http://invention.smithsonian.org/centerpieces/quartz/inventors/swissinvent.html.
4. F. Leuenberger and E. Vittoz, "Complementary MOS Low-Power Low-Voltage Integrated Binary Counter," IEEE Proc., vol. 57 no. 9, pp. 1528-1532, Sept. 1969.
5. E. A. Vittoz, B. Gerber, and F. Leuenberger, "Silicon-Gate CMOS Frequency Divider for the Electronic Wrist Watch," IEEE J. Solid-State Circ., vol. 7 no. 2, pp. 100-104, Apr. 1972.
6. E. Vittoz and H. Oguey, "Complementary Dynamic Logic Circuits," El. Lett., vol. 9, no. 4, Jan. 1973.
7. H. Oguey and E. Vittoz, "CODYMOS Frequency Dividers Achieve Low Power Consumption and High Frequency," El. Lett., vol. 9, no. 17, Aug. 1973.
8. M. B. Barron, "Low Level Currents in Insulated Gate Field Effect Transistors," Solid-State Electron., vol. 15, pp. 293-302, 1972.
9. R. M. Swanson and J. D. Meindl, "Ion-Implanted ComplementaryMOSTransistors in Low-Voltage Circuits," IEEE J. Solid-State Circ., vol. 7 no. 2, pp. 146-153, Apr. 1972.
10. R. R. Troutman and S. T. Chakravarti, "Subthreshold Characteristics of Insulated-Gate Field-Effect Transistors," IEEE Trans. Circ. Theory, vol. 20 no. 6, pp. 659-665, Nov. 1973.
11. T. Masuhara, J. Etoh, and M. Nagata, "A Precise MOSFET Model for Low-Voltage Circuits," IEEE Trans. Electron. Devices, vol. 21 no. 6, pp. 363-371, June 1974.
12. E. Vittoz and J. Fellrath, "New Analog CMOS IC's Based on Weak Inversion Operation," in European Solid State Circ. Conf. Dig. Tech. Pap., Toulouse, pp. 12-13, Sept. 1976.
13. E. Vittoz and J. Fellrath, "CMOS Analog Integrated Circuits Based onWeak Inversion Operation," IEEE J. Solid State Circ., vol. 12 no. 3, pp. 224-231, June 1977.
14. J. Fellrath and E. Vittoz, "Small Signal Model of MOS Transistors in Weak Inversion," in Proc. Journées d'Electronique'77, EPF-Lausanne, pp. 315-324, 1977.
15. P. G. A. Jespers, C. Jusseret, and Y. Leduc, "A Fast Sample and Hold Charge-Sensing Circuit for Photodiode Arrays," IEEE J. Solid-State Circ., vol. 12 no. 3, pp. 232-237, June 1977.
16. H. Wallinga and K. Bult, "Design and Analysis of CMOS Analog Processing Circuits by Means of a Graphical MOST Model," IEEE J. Solid-State Circ., vol. 24 no. 3, pp. 672-680, June 1989.
17. J.-D. Cĥatelain, Dispositifsà Semiconducteur, 2nd ed. ser. Traité d' Électricité. Editions Georgi, 1979, vol. 7.
18. J. J. Ebers and J. L. Moll, "Large-Signal Behavior of Junction Transistors," Proc. IRE, vol. 42 no. 12, pp. 1761-1772, Dec. 1954.
19. H. Oguey and S. Cserveny, "Modèle du transistorMOSvalable dans un grand domaine de courants," Bulletin ASE, vol. 73, no. 3, pp. 113-116, 1982 (in French).
20. H. Oguey and S. Cserveny, "MOS Modelling at Low Current Density," ESAT, Summer Course on Process and Device Modelling, June 1983.
21. C. C. Enz, "High Precision CMOS Micropower Amplifiers," Ph.D. Thesis, Swiss Federal Institute of Technology, Thesis No. 802, 1989.
22. E. Vittoz, "Micropower Techniques," in Design of MOS VLSI Circuits for Telecommunications, Y. Tsividis and P. Antognetti, Eds. New Jersey: Prentice-Hall, 1985.
23. E. Vittoz, "Micropower Techniques," in Design of Analog-Digital VLSI Circuits for Telecommunications and Signal Processing, J. Franca and Y. Tsividis, Eds. New Jersey: Prentice-Hall, 1994.
24. E. Vittoz, "MOS Transistor," EPFL, Technical Report, 1988.
25. C. C. Enz, F. Krummenacher, and E. A. Vittoz, "An Analytical MOS Transistor Model Valid in All Regions of Operation and Dedicated to Low-Voltage and Low-Current Applications," Analog Integr. Circ. Signal Process. J. Low-Voltage and Low-Power Des., vol. 8, pp. 83-114, July 1995.
26. M. Bagheri and C.Turchetti, "The Need for an Explicit Model Describing MOS Transistors in Moderate Inversion." El. Lett., vol. 21, no. 19, pp. 873-874, 1985.
27. M. A. Maher and C. A. Mead, "A Physical Charge-Conrolled Model for the MOS Transistors," in Advanced Research in VLSI, Proceeding of the 1987 Stanford Conference, P. Losleben, Ed. Cambridge, MA: MIT Press, 1987.
28. M. A. Maher and C. Mead, "Fine Points of Transistor Physics," in Analog VLSI and Neural Systems. Addison-Wesley, 1989.
29. B. Iñiguez and E. G. Moreno, "A Physically Based C∞-Continuous Model for Small-Geometry MOSFET's," IEEE Trans. Electron. Devices, vol. 42 no. 2, pp. 283-287, Feb. 1995.
30. B. Iñiguez and E. G. Moreno, "C∞-Continuous Small-Geometry MOSFET Modeling for Analog Applications," in Proc. 38th Midwest Symp. Circ. and Syst., pp. 41-44, Aug. 1995.
31. A. I. A. Cunha, S. M. Acosta, M. C. Schneider, and C. Galup-Montoro, "An Explicit MOSEFT Model for Analog Circuit Simulation," in Proc. IEEE Int. Symp. Circ. Syst., pp. 1592-1595, May 1995.
32. A. I. A. Cunha, M. C. Schneider, and C. Galup-Montoro, "An Explicit Physical Model for Long- ChannelMOSTransistor Including Small-Signal Parameters," Solid-State Electron., vol. 38, no. 11, pp. 1945-1952, 1995.
33. A. I. A. Cunha, O. C. Gouveia-Filho, M. C. Schneider, and C. Galup-Montoro, "A Current-Based Model for the MOS Transistor," in Proc. IEEE Int. Symp. Circ. Syst., pp. 1608-1611, June 1995.
34. A. I. A. Cunha, M. C. Schneider, and C. Galup-Montoro, "An MOS Transistor Model for Analog Circuit Design," IEEE J. Solid-State Circ., vol. 33 no. 10, pp. 1510-1519, Oct. 1998.
35. M. Bucher, C. Lallement, C. Enz, F. Theodoloz, and F. Krummenacher, "Scalable Gm/I Based MOSFET Model," in Proc. Int. Semiconductor Device Res. Symp., Charlottesville, Dec. 1997.
36. M. Bucher, J.-M. Sallese, C. Lallement,W. Grabinski, C. C. Enz, and F. Krummenacher, "Extended Charges Modeling for Deep Submicron CMOS," in Proc. Int. Semiconductor Device Res. Symp., Charlottesville, pp. 397-400, Dec. 1999.
37. M. Bucher, "Analytical MOS Transistor Modelling for Analog Circuit Simulation," Ph.D. Thesis, Swiss Federal Institute of Technology, Thesis No. 2114, 1999.
38. J.-M. Sallese and A.-S. Porret, "A Novel Approach to Charge Based Non Quasi Static Model of the MOSTransistorValid in all Modes of Operation," Solid-State Electron., vol. 44 no. 6, pp. 887-894, June 2000.
39. H. K. Gummel and K. Singhal, "Inversion Charge Modeling," IEEE Trans. Electron. Devices, vol. 48 no. 8, pp. 1585-1593, Aug. 2001.
40. H. K. Gummel and K. Singhal, "Intrinsic MOSFET Capacitance Coefficients," IEEE Trans. Electron. Devices, vol. 48 no. 10, pp. 2384-2393, Oct. 2001.
41. J.-M. Sallese, M. Bucher, F. Krummenacher, and P. Fazan, "Inversion Charge Linearization in MOSFET Modeling and Rigourous Derivation of the EKV Compact Model," Solid-State Electron., vol. 47, pp. 677-683, 2003.
42. C. Lallement, M. Bucher, and C. C. Enz, "Simple Solution for Modeling the Non-Uniform Substrate Doping," in Proc. IEEE Int. Symp. Circ. Syst., pp. 436-439, May 1996.
43. C. Lallement, M. Bucher, and C. C. Enz, "Modelling and Characterization of Non-Uniform Substrate Doping," Solid-State Electronics, vol. 41 no. 12, pp. 1857-1861, Dec. 1997.
44. A.-S. Porret, J.-M. Sallese, and C. C. Enz, "A Compact Non-Quasi-Static Extension of a Charge- Based MOS Model," IEEE Trans. Electron. Devices, vol. 48 no. 8, pp. 1647-1654, Aug. 2001.
45. J.-M. Sallese, M. Bucher, and C. Lallement, "Improved Analytical Modeling of Polysilicon Depletion in MOSFETs for Circuit Simulation," Solid-State Electron., vol. 44 no. 6, pp. 905-912, June 2000.
46. M. Bucher, J.-M. Sallese, and C. Lallement, "Accounting for Quantum Effects and Polysilicon Depletion in an Analytical Design-Oriented MOSFET Model," in Simulation of Semiconductor Processes and Devices, C. T. D. Tsoukalas, Ed. Springer, 2001, pp. 296-299.
47. C. Lallement, J.-M. Sallese, M. Bucher, W. Grabinski, and P. C. Fazan, "Accounting for Quantum Effects and Polysilicon Depletion From Weak to Strong Inversion in a Charge-Based Design- Oriented MOSFET Model," IEEE Trans. Electron. Devices, vol. 50 no. 2, pp. 406-417, Feb. 2003.
48. C. Enz and Y. Cheng, "MOS Transistor Modeling Issues for RF Circuit Design," in Advances in Analog Circuit Design (AACD'99), W. Sansen, J. Huijsing, and R. v. d. Plassche, Eds. Kluwer Book, 1999, with Kind Permission of Springer Science and Business Media.
49. C. Enz and Y. Cheng, "MOS Transistor Modeling for RF IC Design," IEEE J. Solid-State Circ., vol. 35, no. 2, pp. 186-201, © 2000 IEEE.
50. C. Enz, "MOS Transistor Modeling for RF Integrated Circuit Design," in Proc. IEEE Custom Integr. Circ. Conf., pp. 189-196, May 2000.
51. C. Enz, "MOS Transistor Modeling for RF IC Design," in Proc. Gallium Arsenide Semiconductor Appl. Symp. (GAAS 2000), pp. 536-539, Oct. 2000.
52. C. Enz, "An MOS Transistor Model for RF IC Design Valid in All Regions of Operation," IEEE Trans. Microw. Theory Tech., vol. 50, no. 1, pp. 342-359, © 2002 IEEE.
53. A. S. Roy and C. C. Enz, "Compact Modeling of Thermal Noise in the MOS Transistor," in Proc. 11th Int. Conf. Mixed Des. Integr. Circ. and Syst. (MIXDES), Szczecin, Poland, pp. 71-78, June 2004.
54. A. S. Roy and C. C. Enz, "Compact Modeling of Thermal Noise in the MOS Transistor," IEEE Trans. Electron. Devices, vol. 52 no. 4, pp. 611-614, Apr. 2005.
55. A. S. Roy and C. C. Enz, "An Analytical Thermal Noise Model of the MOS Transistor Valid in All Modes of Operation," in Int. Conf. Noise and Fluctuations, Sept. 2005.
56. F. Prégaldiny, C. Lallement, and D. Mathiot, "A Simple Efficient Model of Parasitic Capacitances of Deep-SubmicronLDDMOSFETs," Solid-State Electron., vol. 46 no. 12, pp. 2191-2198, copyright 2002.
57. M. Bucher, C. C. Enz, F. Krummenacher, J.-M. Sallese, C. Lallement, and A.-S. Porret, "The EKV 3.0 Compact MOS Transistor Model: Accounting for Deep-Submicron Aspects," in Workshop Compact Model. Int. Conf. Model. Simul. Microsyst., Puerto Rico, pp. 670-673, Apr. 2002.
58. M. Bucher, J.-M. Sallese, F. Krummenacher, D. Kazazis, C. Lallement,W. Grabinski, and C. Enz, "EKV 3.0: An Analog Design-Oriented MOS Transistor Model," in Proc. 9th Int. Conf. Mixed Des. Integr. Circ. Syst. (MIXDES), Wroclaw, Poland, June 20-22, 2002.
59. G. Machado, C. C. Enz, and M. Bucher, "Estimating Key Parameters in the EKV MOST Model for Analogue Design and Simulation," in Proc. IEEE Int. Symp. Circuits Syst., pp. 1588-1591, May 1995.
60. M. Bucher, C. Lallement, and C. C. Enz, "An Efficient Parameter Extraction Methodology for the EKV MOST Model," in Proc. IEEE Int. Conf. Microelectron. Test Struct., pp. 145-150, Mar. 1996.
61. W. Grabinski, "EKV v2.6 Parameter Extraction Tutorial," in ICCAP Users' Web Conf., Dec. 2001.
62. W. Grabinski, "EKV v2.6 Parameter Extraction Tutorial," in ICCAP Users' Conf., Berlin, 2002.
63. http://legwww.epfl.ch/ekv/.
64. J.-M. Sallese, F. Krummenacher, F. Prégaldiny, C. Lallement, A. S. Roy, and C. Enz, "A Design Oriented Charge-Based Current Model for Symmetric DG MOSFET and its Correlation with the EKV Formalism," Solid-State Electron., vol. 49 no. 3, pp. 485-489, Mar. 2005.
65. A. S. Roy, J.-M. Sallese, and C. Enz, "A Closed-Form Charge-Based Expression for Drain Current in Symmetric and Asymmetric Double Gate MOSFET," in European Solid-State Dev. Res. Conf. Dig. Tech. Papers, Grenoble, Sept. 2005.
66. A. S. Grove and D. J. Fitzgerald, "Surface Effects on p-n Junctions: Characteristics of Surface- Charge Regions Under Non-Equilibrium Conditions," Solid-State Electron., vol. 9, pp. 783-806, 1966.
67. S. M. Sze, Semiconductor Devices: Physics and Technology, 2nd ed. John Wiley & Sons, 1981.
68. E. Vittoz, "MOS Transistors Operated in the Lateral Bipolar Mode and Their Applications in CMOS Technology," IEEE J. Solid-State Circ., vol. 18 no. 6, pp. 273-279, June 1983.
69. A.-S. Porret, T. Melly, C. C. Enz, and E. A. Vittoz, "Design of High-Q Varactors for Low-Power Wireless Applications Using a Standard CMOS Process," IEEE J. Solid-State Circ., vol. 35 no. 3, pp. 337-345, Mar. 2000.
70. H. C. Pao and C. T. Sah, "Effect of Diffusion Current On Characteristics of Metal-Oxide (Insulator)- Semiconductor Transistors," Solid-State Electron., vol. 9, pp. 927-937, 1966.
71. J. R. Brews, "A Charge-Sheet Model of the MOSFET," Solid-State Electron., vol. 21, pp. 345-355, 1978.
72. J. A. v. Nielen and O. W. Memelink, "The Influence of the Substrate upon the DC Characteristics of Silicon MOS Transistors," Philips Res. Repts, vol. 22, pp. 55-71, 1967.
73. E. Vittoz, C. Enz, and F. Krummenacher, "A Basic Property of MOS Transistors and its Circuit Implications," in Workshop on Compact Model. Int. Conf. Model. Simul. Microsyst., vol. 2. Computational Publications, San Fransisco, pp. 246-249, Feb. 2003.
74. M. Degrauwe, O. Leuthold, E. Vittoz, H. Oguey, and A. Descombes, "CMOS Voltage References Using Lateral Bipolars," IEEE J. Solid-State Circ., vol. 20, pp. 1151-1157, Dec. 1985.
75. E. Vittoz and X. Arreguit, "Linear Networks Based on Transistors," El. Lett., vol. 29, Feb. 1993.
76. E. Vittoz, "Pseudo-Resistive Networks and Their Applications to Analog Collective Computation," in Proc. MicroNeuro 97, Dresden, pp. 163-173, 1997.
77. K. Bult and G. J. G. M. Geelen, "An Inherently Linear and Compact MOST-Only Current Division Technique," IEEE J. Solid-State Circ., vol. 27, pp. 1730-1735, Dec. 1992.
78. A.-S. Porret, "Design of a Low-Power and Low-Voltage UHF Transceiver Integrated in a CMOS Process," Ph.D. Dissertation, EPFL, Thesis No. 2542, 2002.
79. A. S. Roy, J. M. Vasi, and M. B. Patil, "A New Approach to Model Nonquasi-static (NQS) Effects for MOSFETs. Part I: Large-Signal Analysis," IEEE Trans. Electron. Devices, vol. 50 no. 12, pp. 2393-2400, Dec. 2003.
80. A. J. Scholten, L. F. Tiemeijer, P. W. H. d. Vreede, and D. B. M. Klaassen, "A Large-Signal Non-Quasi-Static MOS Model for RF Circuit Simulation," in Proc. Int. Electron. Device Meet., pp. 163-166, Dec. 1999.
81. F. M. Klaassen and J. Prins, "Thermal Noise of MOS Transistors," Philips Res. Repts., vol. 22, pp. 505-514, Oct. 1967.
82. F. M. Klaassen, "Characterization of Low 1/f Noise in MOS Transistors," IEEE Trans. Electron. Devices, vol. 18 no. 10, pp. 887-891, Oct. 1971.
83. R. v. Langevelde, J. Paasschens, A. J. Scholten, R. Havens, L. Tiemeijer, and D. B. M. Klaassen, "New Compact Model for Induced gate Current Noise," in Proc. Int. Electron. Device Meet., pp. 867-870, Dec. 2003.
84. A. Cappy and W. Heinrich, "High-Frequency FET Noise Performance: A New Approach," IEEE Trans. Electron. Devices, vol. 36 no. 2, pp. 403-409, Feb. 1989.
85. W. Shockley, J. A. Copeland, and R. P. James, "The Impedance Field Method of Noise Calculation in Active Semiconductor Devices," in Quantum Theory of Atoms, Molecules and the Solid-State, O. Lwdin, Ed. New York: Academic Press, 1966, p. 537.
86. K. M. v. Vliet, A. Friedmann, R. J. J. Zijlstra, A. Gisolf, and A. v. d. Ziel, "Noise in Single Injection Diose. I. A Survey of Methods," J. Appl. Phys., vol. 46 no. 4, pp. 1804-1813, Apr. 1974.
87. K. M. v. Vliet, "The Transfer-Impedance Method for Noise in Field-Effect Transistors," Solid-State Electron., vol. 22 no. 3, pp. 233-236, Mar. 1979.
88. J. Fellrath, "Shot Noise Behaviour of Subthreshold MOS Transistors," Revue de Physique Appliqu ée, vol. 13, pp. 719-723, Dec. 1978.
89. G. Reimbold and P. Gentil, "White Noise of MOS Transistors Operating inWeak Inversion," IEEE Trans. Electron. Devices, vol. ED-29, no. 11, pp. 1722-1725, Nov. 1982.
90. R. Sarpeshkar, T. Delbrück, and C. A. Mead, "White Noise in MOS Transistors and Resistors," IEEE Circ. Devices Mag., vol. 9 no. 6, pp. 23-29, Nov. 1993.
91. A. V. D. Ziel, Noise in Solid State Devices and Circuits. John Wiley, 1986.
92. C. C. Enz, E. A. Vittoz, and F. Krummenacher, "A CMOS Chopper Amplifier," IEEE J. Solid-State Circ., vol. 22 no. 3, pp. 335-342, June 1987.
93. C. C. Enz and G. C. Temes, "Circuit Techniques for Reducing the Effects of Op-Amp Imperfections: Autozeroing, Correlated Double Sampling and Chopper Stabilization," Proc. IEEE, vol. 84 no. 11, pp. 1584-1614, Nov. 1996.
94. A. L. M.Worther, "Semiconductor Surface Physics," R. H. Kingston, Ed. Philadelphia: University of Pennsylvania Press, 1957, p. 27.
95. G. Ghibaudo, "LowFrequency Noise and Fluctuations in AdvancedCMOSDevices," in Symposium on Fluctuations and Noise-Noise in Devices and Circuits, J. Deen, Z. Celik-Butler, and M. E. Levinstein, Eds., vol. 5113. Santa Fe: SPIE, June 2003, pp. 16-28.
96. M. Valenza, A. Hoffmann, D. Sodini, A. Laigle, F. Martinez, and D. Rigaud, "Overview of the Impact of Downscaling Technology on 1/f Noise in MOSFETs to 90nm," IEE Proc.-Circ. Devices Syst., vol. 151 no. 2, pp. 102-110, Apr. 2004.
97. S. C. Sun and J. D. Plummer, "Electron Mobility in Inversion and Accumulation Layers on Thermally Oxidized Silicon Surfaces," IEEE Trans. Electron. Devices, vol. 27, pp. 1497-1508, 1980.
98. K. K. Hung, P. K. Ko, C. Hu, and Y. C. Cheng, "A Physics-Based MOSFET Noise Model for Circuit Simulators," IEEE Trans. Electron. Devices, vol. 37 no. 5, pp. 1323-1333, May 1990.
99. G. Reimbold, "Modified 1/f Trapping Noise Theroy and Experiments in MOS Transistors Biased from Weak to Strong Inversion-Influence of Interface States," IEEE Trans. Electron. Devices, vol. 31 no. 9, pp. 1190-1198, Sept. 1984.
100. R. Kolarova, T. Skotnicki, and J. A. Chroboczek, "Low Frequency Noise in Thin Gate Oxide MOSFETs," Microelectron. Reliability, vol. 41, pp. 579-585, 2001.
101. F. N. Hooge, "1/f Noise," Physica, vol. 83B, pp. 14-23, 1976.
102. X. Li and L. K. J. Vandamme, "1/f Noise in Series Resistance of LDD MOSTs," Solid-State Electron., vol. 35 no. 10, pp. 1471-1475, Oct. 1992.
103. X. Li and L. K. J. Vandamme, "An Explanantion of 1/f Noise in LDD MOSFETs from the Ohmic Region to Saturation," Solid-State Electron., vol. 36 no. 11, pp. 1515-1521, Nov. 1993.
104. E. A. Vittoz, "The Design of High-Performance Analog Circuits on Digital CMOS Chips," IEEE J. Solid-State Circ., vol. 20 no. 3, pp. 657-665, June 1985.
105. M. J. M. Pelgrom, A. C. J. Duinmaijier, and A. P. G. Welbers, "Matching Properties of MOS Transistors," IEEE J. Solid-State Circ., vol. 24 no. 5, pp. 1433-1440, Oct. 1989.
106. K. R. Lakshmikumar, R. A. Hadaway, and M. A. Copeland, "Characterization and Modeling of Mismatch in MOS Transistors for Precision Analog Design," IEEE J. Solid-State Circ., vol. 21 no. 6, pp. 1057-1066, Dec. 1986.
107. J. A. Croon, M. Rosmeulen, S. Decoutere, W. Sansen, and H. E. Maes, "An Easy-to-Use Mismatch Model for the MOS Transistor," IEEE J. Solid-State Circ., vol. 37 no. 8, pp. 1056-1064, Aug. 2002.
108. F. Stern, "Quantum Properties of Surface Space-Charge Layers," Solid-State Electron., pp. 499-514, 1974, crit. Rev. Solid State Sci.
109. M. Lenzlinger and E. H. Snow, "Fowler-Nordheim Tunnelling in Thermally Grown SiO2," J. Appl. Phys., vol. 40, pp. 278-283, Jan. 1969.
110. E. Harari, L. Schmitz, B. Troutman, and S. Wang, "A 256-Bit Nonvolatile Static RAM," in IEEE Int. Solid-State Circ. Conf. Dig., pp. 108-109, Feb. 1978.
111. W. S. Johnson, G. Perlegos, A. Renninger, G. Kuhn, and T. R. Ranganath, "A 16 kB Electrically Erasable Nonvolatile Memory," in IEEE Int. Solid-State Circ. Conf. Dig., pp. 152-153, Feb. 1980.
112. R. v. Langevelde, A. J. Scholten, R. Duffy, F. N. Cubaynes, M. J. Knitel, and D. B. M. Klaassen, "Gate Current: Modeling, ΔL Extraction and Impact on RF Performance," in Proc. Int. Electron. Device Meet., pp. 13.2.1-13.2.4, Dec. 2001.
113. R. v. Langevelde, "MOS Model 11," Nat. Lab.Unclassified Report, vol. NL-UR 2001/813, Apr. 2001.
114. A. J. Scholten, L. F. Tiemeijer, R. v. Langevelde, R. J. Havens, V. C. Venezia, A. T. A. Z. v. Duijnhoven, B. Neinhüs, C. Jungemann, and D. B. M. Klaassen, "Compact Modeling of Drain and Gate Current Noise for RF CMOS," in Proc. Int. Electron. Device Meet., pp. 155-158, Dec. 2002.
115. P. K. Ko, "Approaches to Scaling," in Advanced MOS Device Physics, ser. VLSI Electronics Microstructure Science, N. G. Einspruch and G. S. Gildenblat, Eds. Academic Press, 1989, vol. 18, pp. 1-37.
116. Z.-H. Liu, C. Hu, J.-H. Huang, T.-Y. Chan, M.-C. Jeng, P. K. Ko, and Y. C. Cheng, "Threshold Voltage Model for Deep-Submicrometer MOSFET's," IEEE Trans. Electron. Devices, vol. 40 no. 1, pp. 86-94, Jan. 1993.
117. C.-H. Chen and M. J. Deen, "Channel Noise Modeling of Deep-Submicron MOSFETs," IEEE Trans. Electron. Devices, vol. 49 no. 8, pp. 1484-1487, Aug. 2002.
118. J. P. Nougier and M. Rolland, "Differential Relaxation Times and Diffusivities of Hot Carriers in Isotropic Semiconductors," J. Appl. Phys., vol. 48 no. 4, pp. 1683-1687, Apr. 1977.
119. J. P. Nougier, "Noise and Diffusion of Hot Carriers," in Physcis of Nonlinear Transport in Semiconductors, D. K. Ferry, J. R. Barker, and C. Jacobini, Eds. Plenum Press, 1980, pp. 415-477.
120. R. E. Robson, "Diffusivity of Charge Carriers in Semiconductors in Strong Electric Field," Phys. Rev. Lett., vol. 31 no. 13, pp. 825-828, Sept. 1973.
121. J. P. Nougier and M. Rolland, "Mobility, Noise Temperature and Diffusivity of Hot Holes in Germanium," Phys. Rev. B, vol. 8 no. 12, pp. 5728-5737, Dec. 1973.
122. M. Lundstrom, Fundamentals of Carrier Transport, 2nd ed. Cambridge University Press, 2000.
123. K. Hess, "Phenomenological Physcis of Hot Carriers in Semiconductors," in Physcis of Nonlinear Transport in Semiconductors, D. K. Ferry, J. R. Barker, and C. Jacoboni, Eds. Plenum Press, 1980, pp. 1-43.
124. J. R. Barker and D. K. Ferry, "On the Physics and Modeling of Small Semi-Conductor Devices-I," Solid-State Electron., vol. 23 no. 6, pp. 519-530, June 1980.
125. J.-S. Goo, C.-H. Choi, A. Abramo, J.-G. Ahn, Z. Yu, T. H. Lee, and R.W. Dutton, "Physical Origin of the Excess Thermal Noise in Short Channel MOSFETs," IEEE Trans. Electron. Device Lett., vol. 22 no. 2, pp. 101-103, Feb. 2001.
126. J.-S. Goo, C.-H. Choi, F. Danneville, E. Morifuji, H. S. Momose, Z. Yu, H. Iwai, T. H. Lee, and R. W. Dutton, "An Accurate and Efficient High Frequency Noise Simulation Technique for Deep Submicron MOSFETs," IEEE Trans. Electron. Devices, vol. 47 no. 12, pp. 2410-2419, Dec. 2000.
127. A. Schenk, "Simulation of RF Noise in MOSFETs Using Different Transport Models," IEICE Trans. Electron., vol. E86-C, pp. 481-489, Mar. 2003.
128. K. Han, H. Shin, and K. Lee, "Analytical Drain Thermal Noise Current Model Valid for Deep Submicron MOSFETs," IEEE Trans. Electron. Devices, vol. 51 no. 2, pp. 261-269, Feb. 2004.
129. K. Hess, Advanced Theory of Semiconductor Devices. IEEE Press, 2000.
130. A. J. Scholten, H. J. Tromp, L. F. Tiemeijer, R. v. Langevelde, R. J. Havens, P. W. H. d. Vreede, R. F. M. Roes, P. H. Woerlee, A. H. Montree, and D. B. M. Klaassen, "Accurate Thermal Noise Model for Deep-Submicron CMOS," in Proc. Int. Electron. Device Meet., pp. 155-158, Dec. 1999.
131. A. A. Abidi, "High-Frequency Noise Measurements on FET's with Small Dimensions," IEEE Trans. Electron. Devices, vol. 33 no. 11, pp. 1801-1805, Nov. 1986.
132. K.-H. Oh, Z. Yu, and R. W. Dutton, "A Bias Dependent Source/Drain Resistance Model in LDD MOSFET Devices for Distortion Analysis," in Int. Conf. VLSI CAD, Seoul, pp. 190-193, Oct. 1999.
133. C.-H. Choi, J.-S. Goo, Z. Yu, and R. W. Dutton, "Shallow Source/Drain Extension Effects on External Resistance in Sub-0.1 m MOSFET's," IEEE Trans. Electron. Devices, vol. 47, no. 3, pp. 655-658, © 2000 IEEE.
134. A. J. Scholten, L. F. Tiemeijer, R. v. Langevelde, R. J. Havens, A. T. A. Z. v. Duijnhoven, and V. C. Venezia, "Noise Modeling for RF CMOS Circuit Simulation," IEEE Trans. Electron. Devices, vol. 50 no. 5, pp. 618-632, Mar. 2003.
135. B. Razavi, R.-H. Yan, and K. F. Lee, "Impact of Distributed Gate Resistance on the Performance of MOS Devices," IEEE Trans. Circ. Syst. I, vol. 41 no. 11, pp. 750-754, Nov. 1994.
136. I. C. Chen and W. Liu, "High-Speed or Low-Voltage, Low-Power Operations," in ULSI Devices, C. Y. Chang and S. M. Sze, Eds. John Wiley, 2000, pp. 547-630.
137. H. S. Momose, E. Morifuji, T. Yoshitomi, T. Ohguro, M. Saito, T. Morimoto, Y. Katsumata, and H. Iwai, "High-Frequency AC Characteristics of 1.5nm Gate Oxide MOSFETs," in Proc. Int. Electron. Devices Meeting, pp. 105-108, © 1996 IEEE.
138. H. Beneking, High Speed Semiconductor Devices-Circuit aspects and fundamental Behaviour. Chapman and Hall, 1994.
139. H. Cho and D. E. Burk, "A Three-Step Method for the De-embedding of High-Frequency S-Parameter Measurements," IEEE Trans. Electron. Devices, vol. 38 no. 6, pp. 1371-1375, June 1991.
140. M. C. A. M. Koolen, J. A. M. Geelen, and M. P. J. G. Versleijen, "An Improved De-Embedding Technique for On-Wafer High-Frequency Characterization," in IEEE Proc. Bipolar Circ. Technol. Meet., pp. 188-191, 1991.
141. W. Liu, R. Gharpurey, M. C. Chang, U. Erdogan, R. Aggarwal, and J. P. Mattia, "R.F. MOSFET Modeling Accounting for Distributed Substrate and Channel Resistances with Emphasis on the BSIM3v3 SPICE Model," in Proc. Int. Electron. Devices Meet., pp. 309-312, Dec. 1997.
142. Y. Cheng and M. Matloubian, "On the High-Frequency Characteristics of Substrate Resistance in RF MOSFETs," IEEE Electron. Device Lett., vol. 21 no. 12, pp. 604-606, Dec. 2000.
143. L. F. Tiemeijer and D. B. M. Klassen, "Geometry Scaling of the Substrate Loss of RF MOSFETs," in Proc. European Solid-State Dev. Res. Conf., pp. 481-483, Sept. 1998.
144. S. F. Tin and K. Mayaram, "Substrate Network Modeling for CMOS RF Circuit Simulation," in Proc. IEEE Custom Integr. Circ. Conf., pp. 583-586, May 1999.
145. G. D. Vendelin, A. M. Pavio, and U. L. Rohde, Microwave Circuit Design Using Linear and Nonlinear Techniques. John Wiley, 1990.
146. G. Gonzalez, Microwave Transistor Amplifiers-Analysis and Design, 2nd ed. Upper Saddle River: Prentice-Hall, 1996.
147. S. H. Jen, C. Enz, D. R. Pehlke, M. Schroter, and B. J. Sheu, "Accurate MOS Transistor Modeling and Parameter Extraction Valid up to 10-GHz," IEEE Trans. Electron. Devices, vol. 46, no. 11, pp. 2217-2227, © 1999 IEEE.
148. S. H. Jen, C. Enz, D. R. Pehlke, M. Schroter, and B. J. Sheu, "Accurate MOS Transistor Modeling and Parameter Extraction Valid up to 10-GHz," in Proc. European Solid-State Dev. Res. Conf., Bordeaux, pp. 484-487, Sept. 1998.
149. D. Schreurs, J. Verspecht, S. Vandenberghe, and E. Vandamme, "Straightforward and Accurate Non Linear Device Model Parameter Estimation Method Based on Vectorial Large-Signal Measurements," IEEE Trans. Microw. Theory Tech., vol. 50 no. 10, pp. 2315-2319, Oct. 2002.
150. H. Johnson, "Noise in Field-Effect Transistors," in Field-Effect Transistors, J. T. Wallmark and H. Johnson, Eds. Englewood Cliffs, NJ: Prentice-Hall, 1966, pp. 160-186.
151. T. H. Lee, The Design of CMOS Radio-Frequency Integrated Circuits, 2nd ed. Cambridge: Cambridge University Press, 1998.
152. E. Morifuji, H. S. Momose, T. Ohguro, T. Yoshitomi, H. Kimijima, F. Matsuoka, M. Kinugawa, Y. Katsumata, and H. Iwai, "Future Perspective and Scaling Down Roadmap for RF CMOS," in Dig. Tech. Pap. Symp. VLSI Technol., pp. 163-164, June 1999.
153. A.-S. Porret and C. C. Enz, "Non-Quasi-Static (NQS) Thermal Noise Modelling of the MOS Transistor," IEE Proc.-Circ. Devices Syst., vol. 151 no. 2, pp. 155-166, Apr. 2004.
154. L.-J. Pu and Y. Tsividis, "Small-Signal Parameters and Thermal Noise of the Four-Terminal MOSFET in Non-Quasistatic Operation," Solid-State Electron., vol. 33 no. 5, pp. 513-521, May 1990.
155. C. H. Chen and M. J. Deen, "High Frequency Noise of MOSFETs-Part I: Modeling," Solid-State Electron., vol. 42 no. 11, pp. 2069-2081, Nov. 1998.
156. A. S. Roy, C. C. Enz and J.-M. Sallese, "Noise modeling methodologies in the presence of mobility degradation and their equivalence," IEEE Trans. on Electron Devices, vol. 53 no. 2, pp. 348-355, Feb. 2006.