|
Volumn , Issue , 1996, Pages 173-177
|
On the impact of spatial parametric variations on MOS transistor mismatch
|
Author keywords
[No Author keywords available]
|
Indexed keywords
ELECTRIC VARIABLES MEASUREMENT;
RANDOM PROCESSES;
SEMICONDUCTOR DEVICE MANUFACTURE;
SEMICONDUCTOR DEVICE MODELS;
SEMICONDUCTOR DEVICE STRUCTURES;
SEMICONDUCTOR MATERIALS;
COMMON CENTROID LAYOUTS;
MISMATCH LAW;
MOS TRANSISTOR MISMATCH;
NON RANDOM PARAMETER DISTRIBUTIONS;
SPATIAL PARAMETRIC VARIATIONS;
TEST STRUCTURE;
MOSFET DEVICES;
|
EID: 0029712766
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: None Document Type: Conference Paper |
Times cited : (15)
|
References (7)
|